Differences
This shows you the differences between two versions of the page.
|
buzzwords [2010/11/29 22:45] lsubrama |
buzzwords [2010/12/01 23:06] (current) lsubrama |
||
|---|---|---|---|
| Line 501: | Line 501: | ||
| - Fetch gating | - Fetch gating | ||
| - Recycling useful work done on wrong path | - Recycling useful work done on wrong path | ||
| - | + | Concurrency | |
| + | * Classification of machines | ||
| + | - SISD | ||
| + | - SIMD | ||
| + | - MIMD | ||
| + | * Decoupled Access/Execute | ||
| + | * Astronautics ZS-1 | ||
| + | * Loop unrolling | ||
| + | |||
| + | ==== Lecture 27 ==== | ||
| + | VLIW | ||
| + | |||
| + | * Each VLIW instruction - a bundle of independent instructions (identified by compiler) | ||
| + | * Each instruction bundle executed by hardware in lockstep | ||
| + | * Commercial VLIW machines | ||
| + | - TIC6000, Trimedia, STMicro | ||
| + | * Intel IA-64 - Partially VLIW | ||
| + | * Encoding VLIW NOPs | ||
| + | * Static Instruction Scheduling for VLIW | ||
| + | * Code motion - Safety & Legality | ||
| + | * Trace scheduling | ||
| + | * List scheduling | ||
| + | * Super block scheduling | ||
| + | * Hyperblock scheduling | ||
| + | * The Intel IA-64 architecture | ||
| + | - No lock step execution of a bundle | ||
| + | - Specify dependencies between instructions within a bundle | ||
| + | - Template bits | ||
| + | * What hinder static mode motion? | ||
| + | - Exceptions | ||
| + | - Loads/Stores | ||
