Joseph’s Status Report for 05/01/2021

This week, Jee Woong and I worked together to fix the flipped board issue. I was also able to improve the accuracy of the detection of the chess pieces by tuning the parameters.

We are a little behind the schedule. We are not finished with the integration of FPGA.

Next week, we are going to finish integrating with the FPGA and be ready for the demo.

Leave a Reply

Your email address will not be published. Required fields are marked *