Progress
This week I focused on the DAC Pre-Prep Module and fell sick for the second half of the week. I managed to write up a structure for the chipInterface on the FPGA and have it entirely functional for the ports that are needed for our design.
Scheduling
The sickness has set me a bit further behind, but as soon as I’m able to move around better without being sick.
