![Team C3: FPGApple ][](http://course.ece.cmu.edu/~ece500/projects/s26-teamc3/wp-content/uploads/sites/418/2026/01/cropped-Screenshot-2026-01-31-at-5.06.59-PM.png)
This week I completed testing of the 6502 by testing against the standard Klaus6502 test program. This program tests all instructions for correct behavior, including flag setting. A few modifications to my original system diagram occurred, primarily with adding a few additional control signals. The most significant one was the need to create an is_BRANCH signal for the ALU so that it sign-extends the offset being added to the PC. This was an oversight on my part since only the PC needs its second operand to be sign-extended, as it is the only 16-bit operation that our ALU performs.
After testing in simulation, I synthesized the core with BRAM initialized to the same program. The program executed as expected and for the correct amount of time. Integration is now occurring with Will’s peripheral modules and Aaron’s software.
We are on schedule, with integration going much smoother than expected.