

(Lec 18) Electrical Timing Issues: The Elmore Delay Model

▼ What you know...

- ▶ Lots of synthesis for logic and for geometry
- ▶ Ditto for verification--for logic
- ▶ **Logical** timing abstraction: Static timing analysis, topological delay

▼ What you don't know...

- ▶ How the geometric design of real, routed wires impacts delay
- ▶ **Electrical** timing abstraction
- ▶ We need to develop some usable notions of "delay" for use with layout algorithms: models simpler than a full simulation, but accurate enough

(Thanks to Larry Pileggi, for many cool slides & ideas here...)

© R. Rutenbar 2001,

CMU 18-760, Fall01 1

Copyright Notice

© **Rob A. Rutenbar 2001**
All rights reserved.

You may not make copies of this material in any form without my express permission.

© R. Rutenbar 2001,

CMU 18-760, Fall01 2

Where Are We?

▼ For more accurate timing, need *electrical* wire delay estimation

	M	T	W	Th	F	
Aug	27	28	29	30	31	1
Sep	3	4	5	6	7	2
	10	11	12	13	14	3
	17	18	19	20	21	4
	24	25	26	27	28	5
Oct	1	2	3	4	5	6
	8	9	10	11	12	7
	15	16	17	18	19	8
	22	23	24	25	26	9
	29	30	31	1	2	10
Nov	5	6	7	8	9	11
	12	13	14	15	16	12
Thnxgive	19	20	21	22	23	13
	26	27	28	29	30	14
Dec	3	4	5	6	7	15
	10	11	12	13	14	16

Introduction
 Advanced Boolean algebra
 JAVA Review
 Formal verification
 2-Level logic synthesis
 Multi-level logic synthesis
 Technology mapping
 Placement
 Routing
 Static timing analysis
Electrical timing analysis
 Geometric data structs & apps

© R. Rutenbar 2001,

CMU 18-760, Fall01 3

Nominal Deadlines...

Last 760 lecture (probably...)

Thnxgive	19	20	21	22	23	13
	26	27	28	29	30	14
Dec	3	4	5	6	7	15
	10	11	12	13	14	16

HW5

6 PPT slide
paper review

Proj 3 demos

▼ ...and, this is clearly a bit extreme for the last week of class

- ▶ Open to suggestions for moving *some* deadlines **BACK** some...
- ▶ ...but need to be careful not to mess up people with finals, early travel plans for break, etc

© R. Rutenbar 2001,

CMU 18-760, Fall01 4

Timing Issues in Layout

▼ What's the problem?

- ▶ Delays on signals due to wires no longer negligible
- ▶ Modern designs must meet tight timing specifications
- ▶ Layout tools must guarantee these timing specifications

▼ How have we addressed this so far in layout?


- ▶ By ignoring it, mostly
- ▶ Implicitly, qualitatively
 - ▷ We try to make layout area **small**
 - ▷ We try to make clusters close **together**
 - ▷ We try to make wires **short**
 - ▷ etc
 - ▷ All these are good things, but not the same as a *guarantee*...

© R. Rutenbar 2001,

CMU 18-760, Fall01 5

Timing Issues: Impact of Interconnect

▼ IC technology trends



Mid 80s Scenario

Most of the input to output delay for 1 level of logic is due to gate delay

Wire delay is a very small component of the overall delay, ~18% here



Mid 90s Scenario

Half of the input to output delay for 1 level of logic is due to wire delay



Today's Scenario (example bad case)


Most of the input to output delay for 1 level of logic is due to wire delay

© R. Rutenbar 2001,

CMU 18-760, Fall01 6

Timing Issues: Role of Layout Tools

- Unfortunately, easy for layout tools to screw up the timing properties that “upstream” tools try to achieve



Upstream tools

- ...may have no real, physical models for the placement or routing
- Only have rough estimators to generate constraints on layout

© R. Rutenbar 2001,


CMU 18-760, Fall01 7

Basic Delay Modeling

- Let's focus in some detail on one important aspect of this overall timing optimization problem

Interconnect delay

- You do a placement, it puts the pins at a certain distance apart
- So, you have to route a wire, it has an input-to-output delay
- Where does the delay come from?
- How accurately can we predict this delay?
- How efficiently can we model this delay for use in layout tool?



© R. Rutenbar 2001,

CMU 18-760, Fall01 8

Sources of Delay: Model 1


▼ Delay = finite speed signal propagation through physical wires

▼ Model == *Length*

- ▶ Delay proportional to length
- ▶ Shorter = better

▼ Analysis

- ▶ Pro: This is really easy, qualitatively OK
- ▶ Con: Not quantitatively accurate, extremely crude



Delay \propto bounding box $\Delta x + \Delta y$

© R. Rutenbar 2001,

CMU 18-760, Fall01 9

Sources of Delay: Model 2



▼ Add: Delay also affected by *circuit drive* limitations

▼ Model == *“Wire load”*

- ▶ Delay proportional to length, fanout, capacitance of the driven pins
- ▶ Actually called “wire load models”, usually model capacitance on a net

▼ Analysis

- ▶ Pro: Qualitatively better
- ▶ Con: Still focuses mostly on the pins, not on the wire; can be off by 3-5X



fanout is 2, look at loading due to 2 pins


Delay = F (bounding box $\Delta x + \Delta y$, fanout, capacitance of pins, ...)

© R. Rutenbar 2001,

CMU 18-760, Fall01 10

Sources of Delay: Model 3

- ▼ Add: Delay comes from *parasitic loading* of the interconnect
Depends critically on exact shape of the wired net
- ▼ Model == *Lumped Electrical Parameter*
 - ▶ Interconnect must be modeled as a circuit, analyzed as a circuit
- ▼ Why?




Interconnect geometry is now large relative to the devices themselves

© R. Rutenbar 2001,


CMU 18-760, Fall01 11

Interconnect Models: RC Trees

- ▼ Let's see how to derive the most popular model used in layout applications for interconnect delay
- ▼ First: Interconnect -> Circuit



Metal wire has **resistance = R** to current flowing down its length




© R. Rutenbar 2001,

CMU 18-760, Fall01 12

Toward RC Trees

▼ Interconnect -> Circuit




© R. Rutenbar 2001,

CMU 18-760, Fall01 13

Aside: Metal Layer Capacitance

▼ Note: this view is *way* simplistic

- ▶ You really get capacitance **between** any pair of conducting surfaces
- ▶ So, in a multi-layer metal process you get Caps between all the layers
- ▶ Vertically adjacent conductors create **Overlap Cap**.
- ▶ Laterally adjacent conductors (wires next to you) create **Fringe Cap**.



- ▶ We won't worry about all these different caps, just a **single** overlap cap



© R. Rutenbar 2001,

CMU 18-760, Fall01 14

RC Trees

▼ Typical circuit model: Π model ("pi" model)

- ▶ Accounts for the resistance R and the capacitance C of wire segment
- ▶ Symmetric (which is why we split the capacitance)
- ▶ Small model, only need 2 numbers




current

© R. Rutenbar 2001,

CMU 18-760, Fall01 15

RC Trees

▼ Of course, that's just 1 segment of wire...






© R. Rutenbar 2001,

CMU 18-760, Fall01 16

RC Trees

▼ Recall a simple rule from basic circuits (or physics)

- ▶ Parallel capacitors can be replaced by 1 cap with ΣC



Note: each of the R_s , C_s in this tree are probably different numbers, since each depends on geometry of the segment


© R. Rutenbar 2001,

CMU 18-760, Fall01 17

RC Trees

▼ RC Tree general form

- ▶ A tree of resistors (no loops)
- ▶ Root of tree is where signal is input
- ▶ Leaves of tree are the driven outputs
- ▶ Capacitors to ground at all intermediate nodes of the tree



© R. Rutenbar 2001,

CMU 18-760, Fall01 18

RC Trees: Delay Estimation


▼ OK, we can build them. What are they good for?

► Turns out one can do fast, approx. delay estimation for an RC tree

► Scenario

▷ Voltage source + resistor as input at root (this models **driving gate**)


▷ Capacitor as load at each leaf (each models a **driven gate**)



© R. Rutenbar 2001,

CMU 18-760, Fall01 19

Summary: Gates + Wires -> RC Tree Circuits



© R. Rutenbar 2001,

CMU 18-760, Fall01 20

RC Trees: The Elmore Delay

▼ Famous delay formula called the “Elmore” delay

- ▶ Derived originally in the 40s for circuits applications
- ▶ Resurrected in 80s by Penfield, Rubenstein, Horowitz for RC trees
- ▶ Usually presented as a “magic formula” over the Rs and Cs...

▼ Our goal

- ▶ **Give** the basic delay result, and explain how it’s calculated and used
- ▶ **Apply** the formula to a few illustrative examples
- ▶ **[Aside: Show** how to derive the basic result--briefly-- since it’s the most useful formula in the performance-based layout business **(appendix)]**


© R. Rutenbar 2001,

CMU 18-760, Fall01 21

RC Trees: Labeling Convention

▼ Observe

- ▶ We combine (“lump”) load capacitance with $1/2C$ from last segment
- ▶ In RC tree, each R and each C may be *different*
- ▶ Give each a name: **R_i** feeds into node **i**, **C_i** hangs off node **i**
- ▶ Label currents thru R_i as **i_i**




© R. Rutenbar 2001,

CMU 18-760, Fall01 22

RC Trees

▼ So, let's label our little example this way...

- ▶ First the nodes (numbered 0 - 5)
- ▶ Then all the currents thru the resistors (I0 - I5)



© R. Rutenbar 2001,

CMU 18-760, Fall01 23

RC Trees: Elmore Delay


▼ What do we really want to get?

- ▶ Approximate output waveforms, $V_4(t)$, $V_5(t)$, as efficiently as possible

▼ What do we know how to do? Can write Kirchhoff eqns here...

Example: KVL around the loop from V_{in} to V_4 to gnd

$$V_{in} - R_0 \cdot I_0 - R_1 \cdot I_1 - R_2 \cdot I_2 - R_4 \cdot I_4 - V_4 = 0$$



© R. Rutenbar 2001,

CMU 18-760, Fall01 24

RC Trees: Elmore Delay


▼ Common *patterns* of resistor values in all these eqns

$$V_{in} - R_0 \cdot I_0 - R_1 \cdot I_1 - R_2 \cdot I_2 - R_4 \cdot I_4 - V_4 = 0$$

▼ Can define some notation: $R_{0k(i)}$

- ▶ $R_{0k(i)}$ is the sum of resistors you see walking back up the tree from node “k” to the root, that are *ALSO* on the path from root to node i
- ▶ Called “upstream resistance” for node “k”

$$R_{04(4)} = (R_0 + R_1 + R_2 + R_4)$$



© R. Rutenbar 2001,


CMU 18-760, Fall01 25

RC Trees: Elmore Delay

▼ More complex example of $R_{0k(i)}$

- ▶ Only R_0 and R_1 are on both paths: from root \rightarrow 4, and from root \rightarrow 3
- ▶ Turns out the derivation focuses on paths the charging currents take from driver (root) to the individual leaf nodes (load caps)

$$R_{04(3)} = (R_0 + R_1)$$




© R. Rutenbar 2001,

CMU 18-760, Fall01 26

Aside: Stream Analogy

Think of current like real water, flowing in tree

- ▶ From any component of tree, if you look at what is happening back up toward the root, it's **UPSTREAM**
- ▶ Look toward leaves, it's **DOWNSTREAM**




© R. Rutenbar 2001,

CMU 18-760, Fall01 27

What Does Elmore Delay Try to Model?


Recall: Apply a voltage step to a circuit with a capacitor...

- ▶ Current starts to flow...eventually cap charges up, current stops flowing
- ▶ Cap charges up to V_0 here
- ▶ Elmore tries to model output voltages with a single-time-constant exponential ramp voltage; trick is **estimate** a good "**RC**" for accuracy



KVL: $V_0 - R \cdot C \cdot dV/dt - V = 0$

Solve diff. eq: $V(t) = V_0 (1 - e^{-t/RC})$




© R. Rutenbar 2001,

CMU 18-760, Fall01 28

What Does Elmore Delay Try to Model?

▼ We want an accurate time constant “ τ ” for each output

- ▶ Can depend only on the Rs, Cs we know from the RC tree
- ▶ Different for each output--a unique feature for Elmore model



© R. Rutenbar 2001,

CMU 18-760, Fall01 29

RC Trees: The Elmore Delay

▼ This is the magic formula that we can derive

$$V_i(t) = V_0(1 - e^{-t/\tau}) \quad \tau = \sum_{\substack{\text{Nodes } k \\ \text{in RC tree}}} R_{0k} \cdot C_k$$

▼ τ is “the Elmore Delay”; recall:

- ▶ We asked this: *what does this RC tree leaf voltage $V_i(t)$ look like?*
- ▶ We assumed this: *apply V_0 step at $t=0$*
- ▶ We also assumed: *can model voltage $V_i(t)$ as 1 time constant, $1 - e^{-t/\tau}$*
- ▶ Can derive this: $\tau = \sum_k R_{0k} \cdot C_k$

▼ Note

- ▶ A general formula for the time constant for the response at any leaf
- ▶ Assume one time constant τ is a good approx for the actual delay

© R. Rutenbar 2001,

CMU 18-760, Fall01 30

Observations

▼ Note

- ▶ Basically says we can model the output at 1 leaf of an RC tree with an “equivalent circuit” that looks like 1 equivalent R, 1 eqv. C
- ▶ We don’t really know the R or the C though, just that $RC = \tau$
- ▶ Called a “one time constant” model (makes sense, eh?)

▼ Analysis

- ▶ PRO: Easy to compute (can do it recursively by walking tree)
- ▶ PRO: Gives you a *unique* delay for *each* output of the tree
- ▶ PRO: Accounts for *all* the parasitics Rs, Cs of the interconnect
- ▶ CON: It’s still only a one time constant model; sometimes need > 1


© R. Rutenbar 2001,

CMU 18-760, Fall01 31

Trick to Compute Elmore Delay Fast

▼ Do this:

- ▶ Set $\tau = 0$; start walking down tree to the leaf node (arrow)
- ▶ At each resistor, do $\tau += R \cdot \Sigma$ (all caps downstream)



$$\text{delay}(\text{root} \rightarrow \text{leaf}) = \sum_{\substack{\text{nodes } i \\ \text{from root} \\ \text{to leaf}}} R_i \cdot (\Sigma \text{ downstream caps})$$

© R. Rutenbar 2001,

CMU 18-760, Fall01 32

Now What?

▼ The Elmore delay formulas are *immensely* useful

- ▶ Simple enough for layout folks to use them in algorithms
- ▶ Accurate enough that they beat simple length-based schemes
- ▶ (Unfortunately, not so accurate that you can avoid later verification with what are called “higher order” models that incorporate more than one time constant)

▼ Applications

- ▶ Let's look at a simple example and see how layout decisions affect actual delay, as measured with Elmore



© R. Rutenbar 2001,

CMU 18-760, Fall01 33

Elmore Example

▼ Simple tree with 4 leaf nodes

- ▶ Normalized parameters: $r = 1$, $c = 2$
- ▶ Just assume that for a segment, total $R = r \cdot L / W$, $C = c \cdot W \cdot L$





© R. Rutenbar 2001,

CMU 18-760, Fall01 34

Elmore Example

RC Tree for the interconnect alone

- Remember to add up caps each hanging off same node of ckt





© R. Rutenbar 2001,

CMU 18-760, Fall01 35

Elmore Example

Add driver and driven gates




© R. Rutenbar 2001,

CMU 18-760, Fall01 36

Elmore Example

▼ OK: what's the delay to each leaf ?

► Since symmetric, only need to compute 1 path



Remember the trick:

1. Set $\tau = 0$, walk from root to leaf

2. At each resistor, do
 $\tau += R \cdot \Sigma$ (all caps downstream)

© R. Rutenbar 2001,

CMU 18-760, Fall01 37



New Elmore Example

▼ What can *layout* (ie, placement, routing) do to wiring?

► Change the **length** of a wire

► Change the **width** of a wire (a very recent degree of freedom to use...)

► Try example: change L on 1 segment




© R. Rutenbar 2001,

CMU 18-760, Fall01 38

New Elmore Example

▼ OK, now what is delay to each leaf?



Right side:

$$\tau = 7606$$

Left side:

$$\tau = 5681$$

Note:


Extra C of longer wire even loads the left side of tree, upping the delay

© R. Rutenbar 2001,

CMU 18-760, Fall01 39

New Elmore Example, version 2

▼ How about instead we change W =width on 1 segment?



© R. Rutenbar 2001,

CMU 18-760, Fall01 40

Elmore Applications

▼ Do people really use this delay metric?

- ▶ Yes!

▼ Verification

- ▶ It's easy to compute, gives a semi-real delay to each leaf node in an RC tree, allows us to see how wire "shape" affects per-leaf delay
- ▶ So, can use it for verification

▼ Synthesis (of layout)

- ▶ Since it is easy to see how length change of width change affect per-leaf delay, this becomes an optimizable "degree of freedom" in some apps
- ▶ Good example: clock trees

© R. Rutenbar 2001,



CMU 18-760, Fall01 41

Clock Trees: ~Same Delay To Each Leaf

▼ Clock is huge global net (1000s of leaf nodes)

- ▶ Each leaf is a latch, want ~same delay from root->latch;
max(arrival time difference at latches) is called "skew", want this small

Source: **IBM**
Size: **16,818 latches**
Tech: **0.35 um**
Freq: **200 MHz (T=5 ns)**
Skew: **500 ps**




© R. Rutenbar 2001,

CMU 18-760, Fall01 42

Clock Tree Routing

▼ It's a very specialized kind of routing, to optimize skew

- ▶ Basically a recursive process, which tries to match delays to each subtree of the clock




© R. Rutenbar 2001,

CMU 18-760, Fall01 43

Clock Tree Routing

▼ Example: bottom-up construction





© R. Rutenbar 2001,

CMU 18-760, Fall01 44

Delay Optimization Problem

Proper location of “tap” points to balance delay to sub-trees



- ▶ You have 2 routed clock “subtrees”. You want to connect them, so you route a wire between them.
- ▶ But, where do you put the connection--the “tap” point--on this wire, so that delay down each subtree is matched?



© R. Rutenbar 2001,

CMU 18-760, Fall01 45

Example: Bad Tap Point Location



A bad tap point location gives unequal delays down each side of the clock, into each subtree


© R. Rutenbar 2001,

CMU 18-760, Fall01 46

This is a Geometric/Delay Optimization Task

Let us redraw for clarity

- ▶ You already have 2 complete RC trees going down to latches
- ▶ You have decided to “match” the local “roots” of these 2 trees
- ▶ You will connect with a straight wire (you hope)
- ▶ Problem: Where to put the tap point to equalize the Elmore delay on each side?




© R. Rutenbar 2001,

CMU 18-760, Fall01 47

Nice Solution: Exact Zero Skew Algorithm

Look closely at an RC model of this situation




© R. Rutenbar 2001,

CMU 18-760, Fall01 48

Exact Zero Skew

▼ So what have we got?

- ▶ Complete RC model for the 2 subtrees, and the connecting (match) wire
- ▶ In terms of a variable x that we don't know, that tells us where to tap
- ▶ Goal: Elmore delay down to left latch sites == Elmore delay to right



© R. Rutenbar 2001,

CMU 18-760, Fall01 49

Elmore Hacking

▼ Recall

- ▶ Delay (RC) from root to leaf in an RC tree was calculated like this:

$$\text{delay}(\text{root} \rightarrow \text{leaf}) = \sum_{\substack{\text{nodes } i \\ \text{from root} \\ \text{to leaf}}} R_i \cdot (\sum \text{downstream capacitance} = C_{di})$$

▼ Can also define delay from root to an internal node j

- ▶ Delay (RC) from root to internal node j is similar:


$$\text{delay}(\text{root} \rightarrow j) = \sum_{\substack{\text{nodes } i \\ \text{from root} \\ \text{to } j}} R_i \cdot (\sum \text{downstream capacitance} = C_{di})$$

© R. Rutenbar 2001,

CMU 18-760, Fall01 50

Elmore Hacking

▼ Delay root -> 8?



▼ Delay root to 6?


© R. Rutenbar 2001,

CMU 18-760, Fall01 51

Exact Zero Skew

▼ So, we can now write delays for our 2 matched trees

- ▶ Assume delay for left tree from its root is t_1 , for right tree = t_2
- ▶ Assume total cap inside left tree = C_1 , for right tree C_2



Delay to left:

$$xR(xC/2 + C_1) + t_1$$

Delay to right:

$$(1-x)R[(1-x)C/2 + C_2] + t_2$$

© R. Rutenbar 2001,

CMU 18-760, Fall01 52

Exact Zero Skew

What do we want to accomplish here?

- ▶ Delay to the left = delay to the right
- ▶ So, we equate the 2 delays, and we get 1 equation in 1 unknown, x

$$xR(xC/2 + C1) + t1 = (1-x)R[(1-x)C/2 + C2] + t2$$

- ▶ Can solve this analytically, get a unique x solution

$$x = \frac{(t2 - t1) + R[C2 + C/2]}{R(C + C1 + C2)}$$


© R. Rutenbar 2001,

CMU 18-760, Fall01 53

Exact Zero Skew

Interpretation

- ▶ Value of x tells us **where** to put the tap point on the matching wire
- ▶ If we put xL units of wire on left, $(1-x)L$ on right, then Elmore delays balance -- assuming that Elmore delays inside each subtree, from subtree root to each leaf in each subtree, also balance
- ▶ Can get "exact zero skew" this way -- hence name of algorithm




© R. Rutenbar 2001,

CMU 18-760, Fall01 54

Exact Zero Skew: One Complication...

▼ You want x to come out $0 \leq x \leq 1$

- ▶ But it might not...!
- ▶ Why not? If the trees are too unbalanced there IS NO tap point that will balance the Elmore delay!




© R. Rutenbar 2001,

CMU 18-760, Fall01 55

Exact Zero Skew

▼ Interpretation

- ▶ The trees are **so** unbalanced that a minimum length wire connecting the 2 roots of the subtrees is **NOT LONG ENOUGH** to balance delays
- ▶ $X < 0$ or $X > 1$ tells us: *add more wirelength (more C, really) to balance trees.*




© R. Rutenbar 2001,

CMU 18-760, Fall01 56

Exact Zero Skew

▼ Ditto for $X < 0$



© R. Rutenbar 2001,


CMU 18-760, Fall01 57

Exact Zero Skew

▼ New problem

- ▶ If $0 < x < 1$, you put in a minimum length straight wire to connect to 2 subtree roots, and then you solve for x fraction for where to tap it
- ▶ If not, you have to solve for the new $L' > L$ that adds enough **extra** delay so that the delays balance.

▶ Example:




© R. Rutenbar 2001,

CMU 18-760, Fall01 58

Exact Zero Skew

Look at R, C for the 2 different segments




© R. Rutenbar 2001,

CMU 18-760, Fall01 59

Exact Zero Skew

Can again do this analytically



Get delay on left;
get delay on right;
equate:

$$t1 = (1+y)R [(1+y)C/2 + C2] + t2$$

solve for (y)
(DO it - not too hard)

© R. Rutenbar 2001,

CMU 18-760, Fall01 60

Exact Zero Skew

▼ Can similarly solve for when $x > 1$...

- ▶ Basically the same answer, with t_1 and t_2 , C_1 and C_2 switched

▼ Utility

- ▶ If you use a recursive, bottom up approach to geometrically route tree...
- ▶ Cool idea is : at every point where you make a wiring/tapping decision, you strive for perfectly balanced Elmore delay to both subtrees. Can solve analytically for this.
- ▶ If all the Elmore delays **perfectly** balanced, you get: **Exact Zero Skew**


© R. Rutenbar 2001,

CMU 18-760, Fall01 61

Clock Balancing: By Wire Widening

▼ Picking right tap point, maybe adding wire is not *only* way

▼ Alternative: wire *widening*




© R. Rutenbar 2001,

CMU 18-760, Fall01 62

Widening in a Clock Tree

Summary of qualitative effects



© R. Rutenbar 2001,

CMU 18-760, Fall01 63

Summary

Interconnect increasingly responsible for chip speed

- ▶ Technology is scaling to smaller sizes
- ▶ Chips are being designed to run faster

Layout tools responsible for part of timing guarantee

- ▶ Upstream tools handle levels of logic, etc
- ▶ Physical design tools responsible for partitioning, placement, routing
- ▶ All of these impact wire length and distribution

Individual wires modeled as complex circuits

- ▶ From a layout view, RC tree is the nicest, most useful model
- ▶ Elmore delay is easiest to compute delay estimator for I in->out
- ▶ Can get the Elmore delay with a little very basic circuits
- ▶ There are sophisticated estimators beyond Elmore...
- ▶ Can use for both verification, and for layout optimizations (eg clock)


© R. Rutenbar 2001,

CMU 18-760, Fall01 64

Appendix: Why the Delay Trends?

Qualitative answer

- ▶ Signals propagate through the physical materials of gates, wires with finite delay
- ▶ Wires, gates getting physically smaller, but interactions of the low-level technology parameters is complicated...



© R. Rutenbar 2001,

CMU 18-760, Fall01 65

Deriving the Elmore Delay

From first principles

- ▶ Avoid complex linear system theoretic math
- ▶ Want to do this with plain old Kirchoff laws and some basic circuit analysis, and some simple calculus

Turns out to be not too hard

- ▶ Though it does turn on a few representation tricks for the algebra that are not obvious...


© R. Rutenbar 2001,

CMU 18-760, Fall01 66

RC Trees: Back to Circuit Basics


How resistors work

▶ $V = IR$



How capacitors work

▶ $I = C \, dV/dt$




Kirchhoff's current law

▶ Current is conserved,
 $\Sigma(\text{current into node}) =$
 $\Sigma(\text{current out of node})$



Kirchhoff's voltage law

▶ $\Sigma(\text{voltage drop around closed circuit loop}) = 0$




© R. Rutenbar 2001,

CMU 18-760, Fall01 67

RC Trees:

Observe

- ▶ Combine ("lump") load capacitance with $1/2C$ from last segment
- ▶ In RC tree, each R and each C may be different
- ▶ Give each a name: R_i feeds into node i , C_i hangs off node i
- ▶ Label currents thru R_i as i_i




© R. Rutenbar 2001,

CMU 18-760, Fall01 68

RC Trees

- ▼ So, let's label our little example this way...
first the nodes




© R. Rutenbar 2001,

CMU 18-760, Fall01 69

RC Trees

- ▼ Now, let's label all the currents thru resistors too




© R. Rutenbar 2001,

CMU 18-760, Fall01 70

RC Trees: Elmore Delay

- ▼ What do we really want to get?
 - ▶ Approx. output waveforms, $V_4(t)$, $V_5(t)$, as efficiently as possible
- ▼ First: write KVL from input to an output, say V_4

$$V_{in} - R_0 \cdot I_0 - R_1 \cdot I_1 - R_2 \cdot I_2 - R_4 \cdot I_4 - V_4 = 0$$




© R. Rutenbar 2001,

CMU 18-760, Fall01 71

RC Trees: Elmore Delay

- ▼ OK, so what are the currents I_i ?
 - ▶ Trick involving KCL observation
 - ▶ Look at current I_0 , it flows into “downstream” part of tree
 - ▶ What flows out of this part of the tree?
 - ▷ Only current thru capacitors to ground




© R. Rutenbar 2001,

CMU 18-760, Fall01 72

Aside: Stream Analogy

▼ Think of current like real water, flowing in tree

- ▶ From any component of tree, if you look at what is happening back up toward the root, it's **UPSTREAM**
- ▶ Look toward leaves, it's **DOWNSTREAM**




© R. Rutenbar 2001,


CMU 18-760, Fall01 73

RC Trees: Elmore Delay

▼ I_0 goes in...



▼ ...all these come out




© R. Rutenbar 2001,

CMU 18-760, Fall01 74

RC Trees

Can we write an equation for these currents out?



© R. Rutenbar 2001,

CMU 18-760, Fall01 75


RC Trees: Elmore Delay

Suggests a change in strategy

- ▶ Let's try to express *everything* interesting in the circuit using only combinations of the *currents* thru these capacitors
- ▶ Let's call current thru C_k as J_k (and we know $J_k = C_k \cdot dV_k/dt$)

Idea

- ▶ Use superposition in the form of mesh analysis
- ▶ Currents add up in each branch of the circuit



What's current thru cap C? $J_1 - J_2$

What's KCL at top of C? $J_1 - J_2 - C \cdot dV/dt$

© R. Rutenbar 2001,

CMU 18-760, Fall01 76

RC Trees: Elmore Delay


▼ Let's relabel using only J_k currents thru caps

▼ Observe

► Each current has a unique path, root to ground

► Total current thru any resistor = $\sum (J_k \text{ thru downstream caps })$

► Ex: R_1



$$\text{currents} = J_1 + J_2 + J_3 + J_4 + J_5$$

© R. Rutenbar 2001,

CMU 18-760, Fall01 77


RC Trees: Elmore Delay

▼ Let's write KVL from V_{in} to V_4 again

$$V_{in} - R_0 \cdot (J_0 + J_1 + J_2 + J_3 + J_4 + J_5) - R_1 \cdot (J_1 + J_2 + J_3 + J_4 + J_5) - R_2 \cdot (J_2 + J_4) - R_4 \cdot (J_4) - V_4 = 0$$

▼ Let's factor it over the J 's instead of the R 's

$$V_{in} - J_0 \cdot (R_0) - J_1 \cdot (R_0 + R_1) - J_2 \cdot (R_0 + R_1 + R_2) - J_3 \cdot (R_0 + R_1) - J_4 \cdot (R_0 + R_1 + R_2 + R_4) - J_5 \cdot (R_0 + R_1) - V_4 = 0$$



© R. Rutenbar 2001,

CMU 18-760, Fall01 78


RC Trees: Elmore Delay

What are these “sums of R’s” on each J?

- ▶ “Upstream” resistance on the unique path from root to V_k seen by the current J_k thru each capacitor C_k

$$V_{in} - J_0 \cdot (R_0) - J_1 \cdot (R_0 + R_1) - J_2 \cdot (R_0 + R_1 + R_2) - J_3 \cdot (R_0 + R_1) - J_4 \cdot (R_0 + R_1 + R_2 + R_4) - J_5 \cdot (R_0 + R_1) - V_4 = 0$$

- ▶ Define this as R_{0k} ; rewrite above as $V_{in} - \sum_k R_{0k} \cdot J_k - V_4 = 0$



© R. Rutenbar 2001,

CMU 18-760, Fall01 79

RC Trees: Elmore Delay

Well, but we still *don't* have $V_4(t)$...

- ▶ Replace J_k by $C_k \cdot dV_k/dt$

$$V_{in}(t) - \sum_k R_{0k} \cdot C_k \cdot dV_k/dt - V_4(t) = 0$$

- ▶ Assume $V_{in}(t)$ is a 1 V step applied at time = 0; rearrange

$$1 - V_4(t) = \sum_k R_{0k} \cdot C_k \cdot dV_k/dt$$

Problems

- ▶ We don't know $V_4(t)$ -- it's what we want to solve for
- ▶ We don't know all those $C \cdot dV/dt$ derivatives at leaves either
- ▶ We need a couple of tricks to get around these...


© R. Rutenbar 2001,

CMU 18-760, Fall01 80

RC Trees: Elmore Delay

▼ **Trick:** what does $V_4(t)$ actually do, as a waveform?

- ▶ Step back for a moment and think: what will $V_4(t)$ look like?
- ▶ Answer: some exponential ramp rising from 0V to a 1V asymptote
- ▶ Why? The 1V step input supplies current to charge capacitors in the RC tree; eventually they all charge up, current stops flowing, voltages become constant




© R. Rutenbar 2001,

CMU 18-760, Fall01 81

RC Trees: Elmore Delay


▼ **Recall:** Apply a voltage step to a circuit with a capacitor...

- ▶ Current starts to flow...
- ▶ Eventually the cap charges up, and current stops flowing
- ▶ Cap charges up to V_0 here
- ▶ Current I eventually goes to 0



KVL: $V_0 - R \cdot C \cdot dV/dt - V = 0$

Solve diff. eq: $V(t) = V_0 (1 - e^{-t/RC})$



© R. Rutenbar 2001,

CMU 18-760, Fall01 82

RC Trees: Elmore Delay

▼ OK, but we have a whole *tree* of Rs and Cs...

▼ Trick: let's integrate both sides to get rid of those derivatives


▶ Look at our expression for $1 - V_4(t)$

▶ Integrate it, from 0 to ∞

$$1 - V_4(t) = \sum_k R_{0k} \cdot C_k \cdot dV_k(t)/dt$$

$$\int_0^\infty (1 - V_4(t)) dt = \int_0^\infty \sum_k R_{0k} \cdot C_k \cdot dV_k/dt$$

$$\text{"area above curve"} = \sum_k R_{0k} \cdot C_k \cdot V_k \Big|_0^\infty = \sum_k R_{0k} \cdot C_k \cdot 1 - 0$$



© R. Rutenbar 2001,

CMU 18-760, Fall01 83


RC Trees: Elmore Delay

▼ Are we getting anywhere? Yes...

$$1 - V_4(t) = \sum_k R_{0k} \cdot C_k \cdot dV_k(t)/dt$$

$$\int_0^\infty (1 - V_4(t)) dt = \int_0^\infty \sum_k R_{0k} \cdot C_k \cdot dV_k/dt$$

$$= \sum_k R_{0k} \cdot C_k \cdot V_k \Big|_0^\infty = \sum_k R_{0k} \cdot C_k$$



Aha! This is what we need, a simple expression for this integral involving only quantities we know.

© R. Rutenbar 2001,

CMU 18-760, Fall01 84


RC Trees: Elmore Delay

Turns out this is enough for our needs

- ▶ Let's assume that $V_4(t)$ follows an exponential rise, just like a circuit with a **single R** and a **single C**; let $\tau = R \cdot C$ here.
- ▶ So, we shall assume that

$$V_4(t) = 1 - e^{-t/\tau}$$

- ▶ ..but we don't know τ . But we do know the area above $V_4(t)$!



© R. Rutenbar 2001,

CMU 18-760, Fall01 85

RC Trees: The Elmore Delay

This is the magic formula that we want

$$V_4(t) = 1 - e^{-t/\tau} \quad \tau = \sum_k R_0 k \cdot C_k$$

τ is “the Elmore Delay”; recall:

- ▶ We asked this: *what does this RC tree leaf voltage $V_i(t)$ look like?*
- ▶ We assumed this: *apply IV step at $t=0$*
- ▶ We also assumed: *can model voltage $V_i(t)$ as 1 time constant, $1 - e^{-t/\tau}$*
- ▶ We derived this: $\tau = \sum_k R_0 k \cdot C_k$

Note

- ▶ A general formula for the time constant for the response at any leaf
- ▶ (Nothing in top eqn is really specific to node 4, except which resistors)
- ▶ Assume one time constant τ is a good approx for the actual delay

© R. Rutenbar 2001,

CMU 18-760, Fall01 86

Observations

▼ Note

- ▶ Basically says we can model the output at 1 leaf of an RC tree with an “equivalent circuit” that looks like 1 equivalent R, 1 eqv. C
- ▶ We don’t really know the R or the C though, just that $RC = \tau$
- ▶ Called a “one time constant” model (makes sense, eh?)

▼ Analysis

- ▶ PRO: Easy to compute (can do it recursively by walking tree)
- ▶ PRO: Gives you a *unique* delay for *each* output of the tree
- ▶ PRO: Accounts for *all* the parasitics Rs, Cs of the interconnect
- ▶ CON: It’s still only a one time constant model; sometimes need > 1


© R. Rutenbar 2001,

CMU 18-760, Fall01 87

Elmore Delay: Circuits Aside

▼ That magic τ is actually derivable several other ways

- ▶ Recall that for any linear system (circuit) you can characterize it by its impulse response, denoted $h(t)$, which is what comes out when you put in a Dirac $\delta(\tau)$



© R. Rutenbar 2001,

CMU 18-760, Fall01 88

Elmore Delay: Circuits Aside

Turns out you can see more in frequency domain

- Use the Laplace transform, which turns differential eqns into plain, old algebraic equations

$$F(s) = \int_0^{\infty} f(t) e^{-st} dt$$

$$H(s) = \int_0^{\infty} h(t) e^{-st} dt = \int_0^{\infty} h(t) [1 + (-st)/1! + (-st)^2/2! + \dots] dt$$

$$= \underbrace{\int_0^{\infty} h(t) dt}_{\text{0th moment of } h(t)} + (-s) \underbrace{\int_0^{\infty} t \cdot h(t) dt}_{\text{1st moment of } h(t)} + (-s)^2 \underbrace{\int_0^{\infty} t^2 \cdot h(t) dt}_{\text{2nd moment of } h(t)} + \dots$$

= Elmore delay $\sum_k R0k \cdot Ck$

© R. Rutenbar 2001,

CMU 18-760, Fall01 89

Elmore Delay: Circuits Aside

Elmore delay uses the 1st moment of $h(t)$ to approximate the response of the circuit to a voltage step applied at $t=0$

- 1 moment gives you 1 time constant, so you follow 1 exp rise

What happens if you want more accuracy?

- You need to use more of these moments in your approximation
- Technique called “moment matching”
- Assumes you can get ‘em, then “curve fit” a response waveform
- Best known algorithms for doing it?
 - AWE: Asymptotic Waveform Eval., [Rohrer & Pillage TCAD90]
 - Lots of follow-on work to this
 - You need to use some subtle circuits ideas to get more than the first moment, stuff beyond our self-imposed $I=C \cdot dV/dt$ limit



© R. Rutenbar 2001,

CMU 18-760, Fall01 90

Circuit Aside: AWE Example

▼ Evaluation of clock signal network on DEC Alpha

- ▶ 1st generation ALPHA chip, clock analyzed using AWE techniques
- ▶ This allows us to get a more accurate delay than Elmore, using more than one time constant



Arrival time of clock (ps)
as function of position on chip;
Note clock driver is in chip center

© R. Rutenbar 2001,

CMU 18-760, Fall01 91