This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
readings [2015/10/07 02:41] nandita [Optional Readings Mentioned in the Lecture] |
readings [2015/10/07 02:43] nandita [Review Set 6] |
||
|---|---|---|---|
| Line 192: | Line 192: | ||
| ==== Review Set 6 ==== | ==== Review Set 6 ==== | ||
| + | * Loh et al., [[http://ag-rs-www.informatik.uni-kl.de/publications/data/Loh08.pdf| 3D-Stacked Memory Architectures for Multi-Core Processors]], //ISCA 2008.// **[Required]** | ||
| + | * Black et al., [[http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4041869&tag=1 | Die Stacking (3D) Microarchitecture]], //MICRO 2006.// **[Required]** | ||
| + | * Yoon et. al., [[http://users.ece.utexas.edu/~merez/vecc_asplos_2010.pdf | Virtualized and Flexible ECC for Main Memory]], //ASPLOS 2010// **[Required]** | ||