This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
readings [2015/09/29 05:55] nandita [Optional Readings Mentioned in the Lecture] |
readings [2015/09/30 04:20] nandita [Review Set 5] |
||
---|---|---|---|
Line 166: | Line 166: | ||
* M. Qureshi et al., [[http://www.cs.ucsb.edu/~chong/290N-W10/pcm.pdf | Scalable high performance main memory system using phase-change memory technology]], //ISCA 2009.// | * M. Qureshi et al., [[http://www.cs.ucsb.edu/~chong/290N-W10/pcm.pdf | Scalable high performance main memory system using phase-change memory technology]], //ISCA 2009.// | ||
+ | |||
+ | ===== Recitation 5 ===== | ||
+ | ==== Review Set 5 ==== | ||
+ | * Justin Meza et al., [[ http://users.ece.cmu.edu/~omutlu/pub/flash-memory-failures-in-the-field-at-facebook_sigmetrics15.pdf | A Large-Scale Study of Flash Memory Errors in the Field]], //SIGMETRICS 2015// **[Review Required]** | ||
+ | * Yu Cai et al., [[https://users.ece.cmu.edu/~omutlu/pub/flash-error-analysis-and-management_itj13.pdf | Error Analysis and Retention-Aware Error Management for NAND Flash Memory]], //Intel Technology Journal (ITJ) Special Issue on Memory Resiliency, Vol. 17, No. 1, May 2013.// **[Review Required]** | ||
+ | * Edmund B. Nightingale et al, [[http://eurosys2011.cs.uni-salzburg.at/pdf/eurosys2011-nightingale.pdf | Cycles, cells and platters: an empirical analysis of hardware failures on a million consumer PCs]], //Eurosys 2011.// **[Review Required]** | ||
+ | * Loh et al., [[http://ag-rs-www.informatik.uni-kl.de/publications/data/Loh08.pdf| 3D-Stacked Memory Architectures for Multi-Core Processors]], //ISCA 2008.// **[Optional]** | ||
+ | * Black et al., [[http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4041869&tag=1 | Die Stacking (3D) Microarchitecture]], //MICRO 2006.// **[Optional]** | ||
+ | |||
+ | ==== Optional Readings Mentioned in the Lecture ==== |