This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision | Next revision Both sides next revision | ||
|
readings [2015/09/23 16:16] nandita [Optional Readings Mentioned in Lecture] |
readings [2015/09/23 16:17] nandita [Optional Readings Mentioned in the Lecture] |
||
|---|---|---|---|
| Line 37: | Line 37: | ||
| - Jones, [[http://research.microsoft.com/en-us/um/people/simonpj/papers/giving-a-talk/writing-a-paper-slides.pdf|How to Write a Great Research Paper]] | - Jones, [[http://research.microsoft.com/en-us/um/people/simonpj/papers/giving-a-talk/writing-a-paper-slides.pdf|How to Write a Great Research Paper]] | ||
| - Fong, [[rmeta_fong.pdf|How to Write a CS Research Paper: A Bibliography]] | - Fong, [[rmeta_fong.pdf|How to Write a CS Research Paper: A Bibliography]] | ||
| - | - Junwhan Ahn et. al., [[ https://users.ece.cmu.edu/~omutlu/pub/pim-enabled-instructons-for-low-overhead-pim_isca15.pdf | PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture]], //ISCA 2015.// | + | - Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi, [[ https://users.ece.cmu.edu/~omutlu/pub/pim-enabled-instructons-for-low-overhead-pim_isca15.pdf | PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture]], Proceedings of the 42nd International Symposium on Computer Architecture (ISCA), Portland, OR, June 2015. |
| - Nickolls and Dally, [[http://sbel.wisc.edu/Courses/ME964/Literature/onGPUcomputingDally2010.pdf | The GPU Computing Era]] , IEEE Micro 2010. | - Nickolls and Dally, [[http://sbel.wisc.edu/Courses/ME964/Literature/onGPUcomputingDally2010.pdf | The GPU Computing Era]] , IEEE Micro 2010. | ||
| - Schulte et al., [[http://dx.doi.org/10.1109/MM.2015.71 | Achieving Exascale Capabilities through Heterogeneous Computing]] , IEEE Micro 2015. | - Schulte et al., [[http://dx.doi.org/10.1109/MM.2015.71 | Achieving Exascale Capabilities through Heterogeneous Computing]] , IEEE Micro 2015. | ||
| Line 109: | Line 109: | ||
| ==== Optional Readings Mentioned in the Lecture ==== | ==== Optional Readings Mentioned in the Lecture ==== | ||
| - | * Kevin Chang et. al. [[ http://www.pdl.cmu.edu/ftp/associated/sbacpad2012_hat.pdf | HAT: Heterogeneous Adaptive Throttling for On-Chip Networks]], //SBAC-PAD 2012// | + | * Kevin Chang et. al., [[ http://www.pdl.cmu.edu/ftp/associated/sbacpad2012_hat.pdf | HAT: Heterogeneous Adaptive Throttling for On-Chip Networks]], //SBAC-PAD 2012// |
| - | * Wilson W. L. Fung et. al. [[ https://www.ece.ubc.ca/~aamodt/papers/wwlfung.micro2007.pdf | Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow]], //MICRO 2007// | + | * Wilson W. L. Fung et. al., [[ https://www.ece.ubc.ca/~aamodt/papers/wwlfung.micro2007.pdf | Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow]], //MICRO 2007// |
| - | * Donghyuk Lee et. al. [[https://users.ece.cmu.edu/~omutlu/pub/adaptive-latency-dram_hpca15.pdf | Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case]], //HPCA 2015// | + | * Donghyuk Lee et. al., [[https://users.ece.cmu.edu/~omutlu/pub/adaptive-latency-dram_hpca15.pdf | Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case]], //HPCA 2015// |
| - | * Justin Meza et. al. [[ https://users.ece.cmu.edu/~omutlu/pub/memory-errors-at-facebook_dsn15.pdf | Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field]], //DSN 2015// | + | * Justin Meza et. al., [[ https://users.ece.cmu.edu/~omutlu/pub/memory-errors-at-facebook_dsn15.pdf | Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field]], //DSN 2015// |
| - | * | + | * Junwhan Ahn et al., [[ http://users.ece.cmu.edu/~omutlu/pub/tesseract-pim-architecture-for-graph-processing_isca15.pdf | A Scalable Processing-in-Memory Accelerator for |
| + | Parallel Graph Processing]], //ISCA 2015.// | ||
| + | * Vivek Seshadri et al., [[http://users.ece.cmu.edu/~omutlu/pub/in-DRAM-bulk-AND-OR-ieee_cal15.pdf | Fast Bulk Bitwise AND and OR in DRAM]], //IEEE Computer Architecture Letters (CAL), April 2015.// | ||
| + | * Seshadri et al., [[http://users.ece.cmu.edu/~omutlu/pub/in-DRAM-bulk-AND-OR-ieee_cal15.pdf | RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization ]], //MICRO 2013// | ||
| + | * Junwhan Ahn et. al., [[ https://users.ece.cmu.edu/~omutlu/pub/pim-enabled-instructons-for-low-overhead-pim_isca15.pdf | PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture]], //ISCA 2015.// | ||