This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision | Next revision Both sides next revision | ||
|
readings [2015/09/09 05:35] nandita [Optional Readings Mentioned in Lecture] |
readings [2015/09/09 05:41] nandita [Optional Readings Mentioned in Lecture] |
||
|---|---|---|---|
| Line 39: | Line 39: | ||
| - Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi, [[ https://users.ece.cmu.edu/~omutlu/pub/pim-enabled-instructons-for-low-overhead-pim_isca15.pdf | PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture]], Proceedings of the 42nd International Symposium on Computer Architecture (ISCA), Portland, OR, June 2015. | - Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi, [[ https://users.ece.cmu.edu/~omutlu/pub/pim-enabled-instructons-for-low-overhead-pim_isca15.pdf | PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture]], Proceedings of the 42nd International Symposium on Computer Architecture (ISCA), Portland, OR, June 2015. | ||
| - Nickolls and Dally, [[http://sbel.wisc.edu/Courses/ME964/Literature/onGPUcomputingDally2010.pdf | The GPU Computing Era]] , IEEE Micro 2010. | - Nickolls and Dally, [[http://sbel.wisc.edu/Courses/ME964/Literature/onGPUcomputingDally2010.pdf | The GPU Computing Era]] , IEEE Micro 2010. | ||
| - | - Schulte et al., [[http://dx.doi.org/10.1109/MM.2015.71 | Achieving ExascaleCapabilities through Heterogeneous Computing]] , IEEE Micro 2015. | + | - Schulte et al., [[http://dx.doi.org/10.1109/MM.2015.71 | Achieving Exascale Capabilities through Heterogeneous Computing]] , IEEE Micro 2015. |
| + | - Michael Mitzenmacher, [[http://cacm.acm.org/magazines/2015/9/191184-theory-without-experiments/fulltext| Theory Without Experiments: Have We Gone Too Far?]], CACM 2015. | ||
| + | - Kim et al., [[ http://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer_isca14.pdf| Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors]], ISCA 2014. | ||
| + | - Meza et al., [[https://www.ece.cmu.edu/~safari/pubs/timber_cal12.pdf | Enabling Efficient and Scalable Hybrid Memories]], IEEE Comp. Arch. Letters, 2012. | ||
| + | - Yoon, Meza et al., [[https://users.ece.cmu.edu/~omutlu/pub/rowbuffer-aware-caching_iccd12.pdf | Row Buffer Locality Aware Caching Policies for Hybrid Memories]], ICCD 2012. | ||
| + | - Subramanian et al., [[https://users.ece.cmu.edu/~omutlu/pub/mise-predictable_memory_performance-hpca13.pdf | MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems,]], HPCA 2013 | ||