This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
readings [2015/09/05 18:43] nandita [Recitation 1] |
readings [2015/09/05 19:23] nandita [Review Set 1 due (3 PM)] |
||
---|---|---|---|
Line 4: | Line 4: | ||
===== Recitation 1 ===== | ===== Recitation 1 ===== | ||
+ | ==== Review Set 1 due (3 PM)==== | ||
- Onur Mutlu and Lavanya Subramanian, [[http://users.ece.cmu.edu/~omutlu/pub/memory-systems-research_superfri14.pdf | Research Problems and Opportunities in Memory | - Onur Mutlu and Lavanya Subramanian, [[http://users.ece.cmu.edu/~omutlu/pub/memory-systems-research_superfri14.pdf | Research Problems and Opportunities in Memory | ||
Systems]], //Invited Article in Supercomputing Frontiers and Innovations | Systems]], //Invited Article in Supercomputing Frontiers and Innovations | ||
Line 14: | Line 15: | ||
Computer Architecture (ISCA), Portland, OR, June 2015.// | Computer Architecture (ISCA), Portland, OR, June 2015.// | ||
- Vivek Seshadri et al., [[http://users.ece.cmu.edu/~omutlu/pub/in-DRAM-bulk-AND-OR-ieee_cal15.pdf | Fast Bulk Bitwise AND and OR in DRAM]], //IEEE Computer Architecture Letters (CAL), April 2015.//** [Review Required]** | - Vivek Seshadri et al., [[http://users.ece.cmu.edu/~omutlu/pub/in-DRAM-bulk-AND-OR-ieee_cal15.pdf | Fast Bulk Bitwise AND and OR in DRAM]], //IEEE Computer Architecture Letters (CAL), April 2015.//** [Review Required]** | ||
+ | |||
+ | ==== Optional Readings Mentioned in Lecture ==== | ||
+ | |||
+ |