This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
readings [2015/09/05 18:31] nandita |
readings [2015/09/05 19:23] nandita [Review Set 1 due (3 PM)] |
||
---|---|---|---|
Line 2: | Line 2: | ||
Post your paper reviews for the papers marked** [Review Required]** on the [[http://safari2.ece.cmu.edu/740-f15/ | paper review site ]]. The expectations for these reviews are described in Recitation 1. You can view reviews by other students only after the deadline. | Post your paper reviews for the papers marked** [Review Required]** on the [[http://safari2.ece.cmu.edu/740-f15/ | paper review site ]]. The expectations for these reviews are described in Recitation 1. You can view reviews by other students only after the deadline. | ||
+ | |||
+ | ===== Recitation 1 ===== | ||
+ | ==== Review Set 1 due (3 PM)==== | ||
+ | - Onur Mutlu and Lavanya Subramanian, [[http://users.ece.cmu.edu/~omutlu/pub/memory-systems-research_superfri14.pdf | Research Problems and Opportunities in Memory | ||
+ | Systems]], //Invited Article in Supercomputing Frontiers and Innovations | ||
+ | (SUPERFRI), 2015.//** [Review Required]** | ||
+ | - Onur Mutlu, [[http://users.ece.cmu.edu/~omutlu/pub/mutlu_yale75_visions2014_talk.pdf | Rethinking the Systems We Design]], //Technical talk at A Computer Architecture Workshop: | ||
+ | Visions for the Future (Celebrating Yale@75) (YALE@75), | ||
+ | Austin, TX, September 2014//** [Review Required]** | ||
+ | - Junwhan Ahn et al., [[ http://users.ece.cmu.edu/~omutlu/pub/tesseract-pim-architecture-for-graph-processing_isca15.pdf | A Scalable Processing-in-Memory Accelerator for | ||
+ | Parallel Graph Processing]], //Proceedings of the 42nd International Symposium on | ||
+ | Computer Architecture (ISCA), Portland, OR, June 2015.// | ||
+ | - Vivek Seshadri et al., [[http://users.ece.cmu.edu/~omutlu/pub/in-DRAM-bulk-AND-OR-ieee_cal15.pdf | Fast Bulk Bitwise AND and OR in DRAM]], //IEEE Computer Architecture Letters (CAL), April 2015.//** [Review Required]** | ||
+ | |||
+ | ==== Optional Readings Mentioned in Lecture ==== | ||
+ | |||