Computer Architecture: SIMD and GPUs (Part I)

Prof. Onur Mutlu Carnegie Mellon University

A Note on This Lecture

- These slides are partly from 18-447 Spring 2013, Computer Architecture, Lecture 15: Dataflow and SIMD
- Video of full lecture from 447:
 - <u>http://www.youtube.com/watch?v=f-XL4BNRoBA</u>
- Video of the part related to only SIMD and GPUs:
 - https://youtube.googleapis.com/v/f-XL4BNRoBA%26start=4980

Vector Processing: Exploiting Regular (Data) Parallelism

Flynn's Taxonomy of Computers

- Mike Flynn, "Very High-Speed Computing Systems," Proc. of IEEE, 1966
- SISD: Single instruction operates on single data element
- **SIMD**: Single instruction operates on multiple data elements
 - Array processor
 - Vector processor
- MISD: Multiple instructions operate on single data element
 Closest form: systolic array processor, streaming processor
- MIMD: Multiple instructions operate on multiple data elements (multiple instruction streams)
 - Multiprocessor
 - Multithreaded processor


Data Parallelism

- Concurrency arises from performing the same operations on different pieces of data
 - Single instruction multiple data (SIMD)
 - E.g., dot product of two vectors
- Contrast with data flow
 - Concurrency arises from executing different operations in parallel (in a data driven manner)
- Contrast with thread ("control") parallelism
 - Concurrency arises from executing different threads of control in parallel
- SIMD exploits instruction-level parallelism
 - Multiple instructions concurrent: instructions happen to be the same

SIMD Processing


- Single instruction operates on multiple data elements
 In time or in space
- Multiple processing elements
- Time-space duality
 - Array processor: Instruction operates on multiple data elements at the same time
 - Vector processor: Instruction operates on multiple data elements in consecutive time steps

Array vs. Vector Processors



SIMD Array Processing vs. VLIW

VLIW



SIMD Array Processing vs. VLIW

Array processor Program add VR, VR, 1 Counter VLEN = 4add VR[0],VR[0],1 add VR[1],VR[1],1 add VR[2],VR[2],1 add VR[3], VR[3], 1 Instruction Execution ΡE ΡE ΡE PE

Vector Processors

- A vector is a one-dimensional array of numbers
- Many scientific/commercial programs use vectors for (i = 0; i<=49; i++) C[i] = (A[i] + B[i]) / 2
- A vector processor is one whose instructions operate on vectors rather than scalar (single data) values
- Basic requirements
 - Need to load/store vectors \rightarrow vector registers (contain vectors)
 - □ Need to operate on vectors of different lengths → vector length register (VLEN)
 - □ Elements of a vector might be stored apart from each other in memory → vector stride register (VSTR)
 - Stride: distance between two elements of a vector

Vector Processors (II)

- A vector instruction performs an operation on each element in consecutive cycles
 - Vector functional units are pipelined
 - Each pipeline stage operates on a different data element
- Vector instructions allow deeper pipelines
 - No intra-vector dependencies \rightarrow no hardware interlocking within a vector
 - No control flow within a vector
 - Known stride allows prefetching of vectors into cache/memory

Vector Processor Advantages

- + No dependencies within a vector
 - Pipelining, parallelization work well
 - Can have very deep pipelines, no dependencies!
- + Each instruction generates a lot of work
 - Reduces instruction fetch bandwidth
- + Highly regular memory access pattern
 - Interleaving multiple banks for higher memory bandwidth
 - Prefetching
- + No need to explicitly code loops
 - Fewer branches in the instruction sequence

Vector Processor Disadvantages

- Works (only) if parallelism is regular (data/SIMD parallelism)
 ++ Vector operations
 - -- Very inefficient if parallelism is irregular
 - -- How about searching for a key in a linked list?

To program a vector machine, the compiler or hand coder must make the data structures in the code fit nearly exactly the regular structure built into the hardware. That's hard to do in first place, and just as hard to change. One tweak, and the low-level code has to be rewritten by a very smart and dedicated programmer who knows the hardware and often the subtleties of the application area. Often the rewriting is


Vector Processor Limitations

- -- Memory (bandwidth) can easily become a bottleneck, especially if
 - 1. compute/memory operation balance is not maintained
 - 2. data is not mapped appropriately to memory banks

We did not cover the following slides in lecture. These are for your preparation for the next lecture.

Vector Registers


- Each vector data register holds N M-bit values
- Vector control registers: VLEN, VSTR, VMASK
- Vector Mask Register (VMASK)
 - Indicates which elements of vector to operate on
 - Set by vector test instructions
 - e.g., VMASK[i] = (V_k[i] == 0)
- Maximum VLEN can be N
 - Maximum number of elements stored in a vector register



Vector Functional Units


- Use deep pipeline (=> fast clock) to execute element operations
- Simplifies control of deep pipeline because elements in vector are independent





V3 <- v1 * v2

Vector Machine Organization (CRAY-1)




CRAY-1

- Russell, "The CRAY-1 computer system," CACM 1978.
- Scalar and vector modes
- 8 64-element vector registers
- 64 bits per element
- 16 memory banks
- 8 64-bit scalar registers
- 8 24-bit address registers


INSTRUCTION BUFFERS

Memory Banking

- Example: 16 banks; can start one bank access per cycle
- Bank latency: 11 cycles
- Can sustain 16 parallel accesses if they go to different banks



Vector Memory System



Scalar Code Example

- For I = 0 to 49
 C[i] = (A[i] + B[i]) / 2
- Scalar code MOVI R0 = 501 MOVA R1 = AMOVA R2 = BMOVA R3 = CX: LD R4 = MEM[R1++] LD R5 = MEM[R2++]11 ADD R6 = R4 + R54 SHFR R7 = R6 >> 1 1 ST MEM[R3++] = R711 DECBNZ --R0, X

304 dynamic instructions
 ;autoincrement addressing
 ;autoincrement addressing
 ;autoincrement addressing

Scalar Code Execution Time

- Scalar execution time on an in-order processor with 1 bank
 First two loads in the loop cannot be pipelined: 2*11 cycles
 - \Box 4 + 50*40 = 2004 cycles
- Scalar execution time on an in-order processor with 16 banks (word-interleaved)
 - First two loads in the loop can be pipelined
 - □ 4 + 50*30 = 1504 cycles
- Why 16 banks?
 - □ 11 cycle memory access latency
 - Having 16 (>11) banks ensures there are enough banks to overlap enough memory operations to cover memory latency

Vectorizable Loops

- A loop is vectorizable if each iteration is independent of any other
- For I = 0 to 49 \Box C[i] = (A[i] + B[i]) / 2 Vectorized loop: MOVI VLEN = 50MOVI VSTR = 1VLD VO = AVLD V1 = BVADD V2 = V0 + V1 VSHFR V3 = V2 >> 1
 - VST C = V3

- 7 dynamic instructions
- 1 1 11 + VLN - 1 11 + VLN - 1 4 + VLN - 1 1 + VLN - 1 11 + VLN - 1


Vector Code Performance

- No chaining
 - i.e., output of a vector functional unit cannot be used as the input of another (i.e., no vector data forwarding)
- One memory port (one address generator)
- 16 memory banks (word-interleaved)




Vector Chaining

 Vector chaining: Data forwarding from one vector functional unit to another




Vector Code Performance - Chaining

 Vector chaining: Data forwarding from one vector functional unit to another



Vector Code Performance – Multiple Memory Ports

Chaining and 2 load ports, 1 store port in each bank



79 cycles

Questions (I)

- What if # data elements > # elements in a vector register?
 - Need to break loops so that each iteration operates on # elements in a vector register
 - E.g., 527 data elements, 64-element VREGs
 - 8 iterations where VLEN = 64
 - 1 iteration where VLEN = 15 (need to change value of VLEN)
 - Called vector stripmining
- What if vector data is not stored in a strided fashion in memory? (irregular memory access to a vector)
 - Use indirection to combine elements into vector registers
 - Called scatter/gather operations

Want to vectorize loops with indirect accesses:

```
for (i=0; i<N; i++)
    A[i] = B[i] + C[D[i]]</pre>
```

Indexed load instruction (Gather)

LV vD, rD # Load indices in D vector LVI vC, rC, vD # Load indirect from rC base LV vB, rB # Load B vector ADDV.D vA,vB,vC # Do add SV vA, rA # Store result

Gather/Scatter Operations

- Gather/scatter operations often implemented in hardware to handle sparse matrices
- Vector loads and stores use an index vector which is added to the base register to generate the addresses

Index Vector	Data Vector	Equivalent
1	3.14	3.14
3	6.5	0.0
7	71.2	6.5
8	2.71	0.0
		0.0
		0.0
		0.0
		71.2
		2.7

Conditional Operations in a Loop

What if some operations should not be executed on a vector (based on a dynamically-determined condition)?

loop: if (a[i] != 0) then b[i]=a[i]*b[i] goto loop

- Idea: Masked operations
 - VMASK register is a bit mask determining which data element should not be acted upon

```
VLD V0 = A
VLD V1 = B
VMASK = (V0 != 0)
VMUL V1 = V0 * V1
VST B = V1
```

Does this look familiar? This is essentially predicated execution.

Another Example with Masking

```
for (i = 0; i < 64; ++i)
if (a[i] >= b[i]) then c[i] = a[i]
else c[i] = b[i]
```

Steps to execute loop


А	В	VMASK
1	2	0
2	2	1
3	2	1
4	10	0
-5	-4	0
0	-3	1
6	5	1
-7	-8	1

- 1. Compare A, B to get VMASK
- 2. Masked store of A into C
- 3. Complement VMASK
- 4. Masked store of B into C

Masked Vector Instructions


Simple Implementation

 execute all N operations, turn off result writeback according to mask



Density-Time Implementation

 scan mask vector and only execute elements with non-zero masks



Some Issues

Stride and banking


- As long as they are relatively prime to each other and there are enough banks to cover bank access latency, consecutive accesses proceed in parallel
- Storage of a matrix
 - Row major: Consecutive elements in a row are laid out consecutively in memory
 - Column major: Consecutive elements in a column are laid out consecutively in memory
 - You need to change the stride when accessing a row versus column

Matrix multiplication A& B, both in row mojor order B.10 Ao 3 S 6 4 0 11 12 13 14 15 16 17 18 19 7 8 10 9 h 20 30 40 50 Age BBNO -> Carlo (dot products of rows & columns of A&B) Load Ao mto a vector noister VI A: to each time you need to increment the address by 1 to access the next column + First motion accesses have a stride of 1 4 cad Bounte a vector register V2 B. to each the you need to more they 10 -> stride of 10 Different strides can lead to bank conflicts. -> How do you momore from?


Array vs. Vector Processors, Revisited

- Array vs. vector processor distinction is a "purist's" distinction
- Most "modern" SIMD processors are a combination of both
 They exploit data parallelism in both time and space


Remember: Array vs. Vector Processors



Vector Instruction Execution




Vector Unit Structure



Vector Instruction Level Parallelism

Can overlap execution of multiple vector instructions


- example machine has 32 elements per vector register and 8 lanes
- Complete 24 operations/cycle while issuing 1 short instruction/cycle



Automatic Code Vectorization

for (i=0; i < N; i++)C[i] = A[i] + B[i];

Vectorized Code



Vector/SIMD Processing Summary

- Vector/SIMD machines good at exploiting regular data-level parallelism
 - Same operation performed on many data elements
 - Improve performance, simplify design (no intra-vector dependencies)
- Performance improvement limited by vectorizability of code
 - Scalar operations limit vector machine performance
 - Amdahl's Law
 - CRAY-1 was the fastest SCALAR machine at its time!
- Many existing ISAs include (vector-like) SIMD operations
 Intel MMX/SSEn/AVX, PowerPC AltiVec, ARM Advanced SIMD

SIMD Operations in Modern ISAs

Intel Pentium MMX Operations

- Idea: One instruction operates on multiple data elements simultaneously
 - □ Ala array processing (yet much more limited)
 - Designed with multimedia (graphics) operations in mind




Figure 1. MMX technology data types: packed byte (a), packed word (b), packed doubleword (c), and quadword (d).

No VLEN register Opcode determines data type: 8 8-bit bytes 4 16-bit words 2 32-bit doublewords 1 64-bit quadword

Stride always equal to 1.

Peleg and Weiser, "MMX Technology Extension to the Intel Architecture," IEEE Micro, 1996.

MMX Example: Image Overlaying (I)



Figure 8. Chroma keying: image overlay using a background color.

PCMPEQB MM1, MM3

MM1	Blue	Blue	Blue	Blue	Blue	Blue	Blue	Blue]		
ММЗ	X7!=blue	X6!=blue	X5=blue	X4=blue	X3!=blue	X2!=blue	X1=blue	X0=blue			
MM1	0x0000	0x0000	0xFFFF	0xFFFF	0x0000	0x0000	0xFFFF	0xFFFF			

Bitmask

Figure 9. Generating the selection bit mask.

MMX Example: Image Overlaying (II)




Figure 10. Using the mask with logical MMX instructions to perform a conditional select.

Movq	mm3, mem1	/* Load eight pixels from woman's image
Movq	mm4, mem2	
		blossom image
Pcmpeqb	mm1, mm3	
Pand	mm4, mm1	
Pandn	mm1, mm3	
Por	mm4, mm1	

Figure 11. MMX code sequence for performing a conditional select.