Advances in On-Chip Networks^{1,2}

Thomas Moscibroda

Microsoft Research

- Footnote I: Results presented are very biased towards my own research during the last couple.
- Footnote 2: Most results are joint work with Onur Mutlu (CMU). Other collaborators include Reetu Das (Intel), Chita Das (Penn State), Chris Fallin (CMU) and George Nychis (CMU).

Why Networks On-Chip...?

- More and more components on a single chip
 - CPUs, caches, memory controllers, accelerators, etc...
 - ever-larger chip multiprocessors (CMPs)
- Communication critical CMP's performance
 - Between cores, cache banks, DRAM controllers,...
 - Servicing L1 misses quickly is crucial
 - Delays in information can stall the pipeline
- Traditional architectures won't scale:
 - Common bus does not scale: electrical loading on the bus significantly reduces its speed
 - Shared bus cannot support bandwidth demand

Why Networks On-Chip...?

- (Energy-) cost of global wires increases
 - Idea: connect components using local wires
- Traditional architectures won't scale:
 - Common bus does not scale: electrical loading on the bus significantly reduces its speed
 - Shared bus cannot support bandwidth demand

Idea: Use on-chip network to interconnect components!

Single-chip cloud computer ... 48 cores Tilera corperation TILE-G ... 100 cores etc



Overview

- Why On-Chip Networks (NoC)...?
- Traditional NoC design
- Application-Aware NoC design
- Bufferless NoC design
- Theory of Bufferless NoC Routing
- Conclusions, Open Problems & Bibliography



Network On-Chip (NOC)

- Many different topologies have been proposed
- Different routing mechanisms
- Different router architectures
- Etc...
- Design goals in NoC design:
 - High throughput, low latency
 - Fairness between cores, QoS, ...
 - Low complexity, low cost
 - Power, low energy consumption

Networks On-Chip (NoC)



A Typical Router





- Packets consist of multiple flits
- <u>Wormhole routing</u>:
 - Flits of a packet are routed through the network as a "worm" \rightarrow all flits take the same route.
 - Worm goes from a virtual channel in one router, to virtual channel in the next router, etc.
 - Virtual Channel Allocator (VA) allocates which virtual channel a head-flit (and hence, the worm) goes to next.

- Switch Allocator (SA) decides for each physical link which flit is being sent → Arbitration.
 - In traditional networks, simple arbitration policies are used (round robin or age-based (oldest-first))



- <u>Advantages of wormhole routing</u>:
 - Only head-flit needs routing information
 - Packet arrives at destination faster than if every flit is routed independently
 - Clever allocation of virtual channels can guarantee freedom of deadlocks



Overview

- Why On-Chip Networks (NoC)...?
- Traditional NoC design
- Application-Aware NoC design
- Bufferless NoC design
- Theory of Bufferless NoC Routing
- Conclusions, Open Problems & Bibliography





Overview



 Network-On-Chip (NOC) is a critical resource that is shared by multiple applications (like DRAM or caches).



Packet Scheduling in NoC

- Existing switch allocation (scheduling) policies
 - Round robin
 - Age
- Problem
 - Treat all packets equally
 - Application-oblivious



- Packets have different criticality
 - Packet is critical if latency of a packet affects application's performance
 - Different criticality due to memory level parallelism (MLP)

MLP Principle



Packet Latency != Network Stall Time

Different Packets have different criticality due to MLP

Criticality() >Criticality() > Criticality()

Slack of Packets

- What is slack of a packet?
 - Slack of a packet is number of cycles it can be delayed in a router without reducing application's performance
 - Local network slack
- Source of slack: Memory-Level Parallelism (MLP)
 - Latency of an application's packet hidden from application due to overlap with latency of pending cache miss requests
- Prioritize packets with lower slack

Concept of Slack



necessary

Network-on-Chip



Slack (2) = Latency (1) – Latency (2) = 26 – 6 = 20 hops

Packet(2) can be delayed for available slack cycles without reducing performance!



What is Aergia?



- Aérgia is the spirit of laziness in Greek mythology
- Some packets can afford to slack!

Slack in Applications



Slack in Applications



Diversity in Slack



Thomas Moscibroda, Microsoft Research



Estimating Slack Priority

Slack (P) = Max (Latencies of P's Predecessors) – Latency of P

Predecessors(P) are the packets of outstanding cache miss requests when P is issued

- Packet latencies not known when issued
- Predicting latency of any packet Q
 - Higher latency if Q corresponds to an L2 miss
 - Higher latency if Q has to travel farther number of hops

Estimating Slack Priority

- Slack of P = Maximum Predecessor Latency Latency of P
- Slack(P) = PredL2 MyL2 HopEstimate (2 bits)
 MyL2 HopEstimate (1 bit)

PredL2: Number of predecessor packet that are servicing an L2 miss.

MyL2: Set if P is NOT servicing an L2 miss

HopEstimate: Max (# of hops of Predecessors) – hops of P

Estimating Slack Priority

- How to predict L2 hit or miss at core?
 - Global Branch Predictor based L2 Miss Predictor
 - Use Pattern History Table and 2-bit saturating counters
 - Threshold based L2 Miss Predictor
 - If #L2 misses in "M" misses >= "T" threshold then next load is a L2 miss.
- Number of miss predecessors?
 - List of outstanding L2 Misses
- Hops estimate?
 - Hops => $\Delta X + \Delta Y$ distance
 - Use predecessor list to calculate slack hop estimate

Starvation Avoidance

- Problem: Starvation
 - Prioritizing packets can lead to starvation of lower priority packets
- Solution: Time-Based Packet Batching
 - New batches are formed at every T cycles
 - Packets of older batches are prioritized over younger batches

Similar to batch-based DRAM scheduling.

Putting it all together

• Tag header of the packet with priority bits before injection

Priority (P) =



- Priority(P)?
 - P's batch
 - P's Slack
 - Local Round-Robin

(highest priority)

(final tie breaker)

- 64-core system
 - x86 processor model based on Intel Pentium M
 - 2 GHz processor, I 28-entry instruction window
 - 32KB private LI and IMB per core shared L2 caches, 32 miss buffers
 - 4GB DRAM, 320 cycle access latency, 4 on-chip DRAM controllers
- Detailed Network-on-Chip model
 - 2-stage routers (with speculation and look ahead routing)
 - Wormhole switching (8 flit data packets)
 - Virtual channel flow control (6VCs, 5 flit buffer depth)
 - 8x8 Mesh (128 bit bi-directional channels)
- Benchmarks
 - Multiprogrammed scientific, server, desktop workloads (35 applications)
 - 96 workload combinations

Qualitative Comparison

Round Robin & Age

- Local and application oblivious
- Age is biased towards heavy applications

• Globally Synchronized Frames (GSF) [Lee et al., ISCA 2008]

- Provides bandwidth fairness at the expense of system performance
- Penalizes heavy and bursty applications
- Application-Aware Prioritization Policies (SJF) [Das et al., MICRO 2009]
 - Shortest-Job-First Principle
 - Packet scheduling policies which prioritize network sensitive applications which inject lower load

System Performance

- SJF provides 8.9% improveme in weighted speedup
- Aérgia improves system throughput by 10.3%
- Aérgia+SJF improves system throughput by 16.1%







Conclusions

- Packets have different criticality, yet existing packet scheduling policies treat all packets equally
- We propose a new approach to packet scheduling in NoCs
 - We define Slack as a key measure that characterizes the relative importance of a packet.
 - We propose Aergia a novel architecture to accelerate low slack critical packets
- Result
 - Improves system performance: 16.1%
 - Improves network fairness: 30.8%



Overview

- Why On-Chip Networks (NoC)...?
- Traditional NoC design
- Application-Aware NoC design
- Bufferless NoC design



- Theory of Bufferless NoC Routing
- Conclusions, Open Problems & Bibliography

Network On-Chip (NOC)

- Many different topologies have been proposed
- Different routing mechanisms
- Different router architectures
- Etc...
- Design goals in
 - High throu

 - Low comp

Power, low

Energy/Power in On-Chip Networks

- Power is a key constraint in the design of high-performance processors
- Fairners be NoCs consume substantial portion of system power
 - ~30% in Intel 80-core Terascale [IEEE Micro'07]
 - ~40% in MIT RAW Chip [ISCA'04]
 - NoCs estimated to consume 100s of Watts [Borkar, DAC'07]

Current NoC Approaches

- Existing approaches differ in numerous ways:
 - Network topology [Kim et al, ISCA'07, Kim et al, ISCA'08 etc]
 - Flow control [Michelogiannakis et al, HPCA'09, Kumar et al, MICRO'08, etc]
 - Virtual Channels [Nicopoulos et al, MICRO'06, etc]
 - QoS & fairness mechanisms [Lee et al, ISCA'08, etc]
 - Routing algorithms [Singh et al, CAL'04]
 - Router architecture [Park et al, ISCA'08]
 - Broadcast, Multicast [Jerger et al, ISCA'08, Rodrigo et al, MICRO'08]

Existing work assumes existence of buffers in routers!



Injection Rate

Buffers in NoC Routers

- Buffers are necessary for high network throughput
 → buffers increase total available bandwidth in network
- Buffers consume significant energy/power
 - Dynamic energy when read/write
 - Static energy even when not occupied
- Buffers add complexity and latency
 - Logic for buffer management
 - Virtual channel allocation
 - Credit-based flow control
- Buffers require significant chip area
 - E.g., in TRIPS prototype chip, input buffers occupy 75% of total on-chip network area [Gratz et al, ICCD'06]









Going Bufferless...?

- How much throughput do we lose?
 - \rightarrow How is latency affected?



- Up to what injection rates can we use bufferless routing?
 Are there realistic scenarios in which NoC is operated at injection rates below the threshold?
- Can we achieve energy reduction?
 → If so, how much...?



• Can we reduce area, complexity, etc...?

BLESS: Bufferless Routing

- Packet creation: LI miss, LI service, write-back, ...
- Injection: A packet can be injected whenever at least one output port is available (i.e., when <4 incoming flits in a grid)
- Always forward *all* incoming flits to some output port
- If no productive direction is available, send to another direction
- \rightarrow packet is deflected
 - → Hot-potato routing [Baran'64, etc]





BLESS: Bufferless Routing



FLIT-BLESS: Flit-Level Routing

- Each flit is routed independently.
- Oldest-first arbitration (other policies evaluated in paper)

Flit-Ranking	Ι.	Oldest-first ranking
Port- Prioritization	2.	Assign flit to produc Otherwise, assign to

Assign flit to productive port, if possible. Otherwise, assign to non-productive port.

• Network Topology:

- → Can be applied to most topologies (Mesh, Torus, Hypercube, Trees, ...)
 I) #output ports ≥ #input ports at every router
 - 2) every router is reachable from every other router
- Flow Control & Injection Policy:
 - ightarrow Completely local, inject whenever input port is free
- Absence of Deadlocks: every flit is always moving
- Absence of Livelocks: with oldest-first ranking

WORM-BLESS: Wormhole Routing

- Potential downsides of FLIT-BLESS
 - Not-energy optimal (each flits needs header information)
 - Increase in latency (different flits take different path)

[Dally, Seitz'86]

- Increase in receive buffer size
- BLESS with wormhole routing...?
- Problems:
 - Injection Problem

(how can I know when it is safe to inject...? a new worm could arrive anytime, blocking me from injecting...)

Livelock Problem (packets can be deflected forever)



WORM-BLESS: Wormhole Routing



BLESS with Small Buffers

- BLESS without buffers is extreme end of a continuum
- BLESS can be integrated with buffers
 - FLIT-BLESS with Buffers
 - WORM-BLESS with Buffers
- Whenever a buffer is full, it's first flit becomes must-schedule
- must-schedule flits must be deflected if necessary

BLESS: Advantages & Disadvantages

<u>Advantages</u>

- No buffers
- Purely local flow control
- Simplicity
 - no credit-flows
 - no virtual channels
 - simplified router design
- No deadlocks, livelocks
 - Adaptivity
 packets are deflected around
 congested areas!
 - Router latency reduction
- Area savings

<u>Disadvantages</u>

- Increased latency
- Reduced bandwidth
- Increased buffering at receiver
- Header information at each flit

Impact on energy...?





BLESS: Advantages & Disadvantages

<u>Advantages</u>

- No buffers
- Purely local flow control
- Simplicity

 no credit-flows
 - no virtual channels
 - simplified router design
- No deadlocks, livelocks
- Adaptivity
 packets are deflected around
 congested areas!
- Router latency reduction
- Area savings

<u>Disadvantages</u>

- Increased latency
- Reduced bandwidth
- Increased buffering at receiver
- Header information at each flit



- 2D mesh network, router latency is 2 cycles
 - 4x4, 8 core, 8 L2 cache banks (each node is a core or an L2 bank)
 - 4x4, 16 core, 16 L2 cache banks (each node is a core and an L2 bank)
 - 8x8, 16 core, 64 L2 cache banks (each node is L2 bank and may be a core)
 - I 28-bit wide links, 4-flit data packets, I-flit address packets
 - For baseline configuration: 4VCs per physical input port, 1 packet deep
- Benchmarks
 - Multiprogrammed SPEC CPU2006 and Windows Desktop applications
 - Heterogeneous and homogenous application mixes
 - Synthetic traffic patterns: UR, Transpose, Tornado, Bit Complement
- x86 processor model based on Intel Pentium M
 - 2 GHz processor, 128-entry instruction window
 - 64Kbyte private LI caches
 - Total 16Mbyte shared L2 caches; 16 MSHRs per bank
 - DRAM model based on Micron DDR2-800

- 2D mesh network, router latency is 2 cycles
 - 4x4, 8 core, 8 L2 cache banks (each node is a core or an L2 bank) Ο
 - 4x4, 16 core, 16 L2 cache banks (each no Ο
 - 8x8, 16 core, 64 L2 cache banks (each no \bigcirc
 - 128-bit wide links, 4-flit data packets, 1-1 Ο
 - For baseline configuration: 4 VCs per phy > Aggressive processor model \bigcirc
- **Benchmarks**
 - Multiprogrammed SPEC CPU2006 and Windows Desktop applications Ο
 - Heterogeneous and homogenous application mixes Ο
 - Synthetic traffic patterns: UR, Transpose, Tornado, Bit Complement \bigcirc
- x86 processor model based on Intel P
 - 2 GHz processor, 128-entry instruction Ο
 - 64Kbyte private LI caches Ο
 - Total 16Mbyte shared L2 caches; 16 MSHRs per bank \bigcirc
 - DRAM model based on Micron DDR2-800 \bigcirc

- Evaluations with perfect L2 caches
- \rightarrow Puts maximal stress on NoC

- Simulation is cycle-accurate \rightarrow Models stalls in network and processors
- \rightarrow Self-throttling behavior

- Energy model provided by Orion simulator [MICRO'02]
 - \circ 70nm technology, 2 GHz routers at 1.0 V_{dd}
- For BLESS, the following is modeled
 - Additional energy to transmit header information
 - Additional buffers needed on the receiver side
 - Additional logic to reorder flits of individual packets at receiver
- Network energy is partitioned into buffer energy, router energy, and link energy, each having static and dynamic components.

 Comparisons against non-adaptive and aggressive adaptive buffered routing algorithms (DO, MIN-AD, ROMM)

Evaluation – Synthethic Traces

- \bullet First, the bad news $\textcircled{\odot}$
- Uniform random injection
- BLESS has significantly lower saturation throughput compared to buffered baseline.



Evaluation – Homogenous Case Study

- milc benchmarks (moderately intensive)
- Perfect caches!
- Very little performance degradation with BLESS (less than 4% in dense network)
- With router latency 1, BLESS can even outperform baseline (by ~10%)
- Significant energy improvements (almost 40%)



Evaluation – Homogenous Case Study



Evaluation – Homogenous Case Study

- Matlab benchmarks (most intensive)
- Perfect caches!
- \rightarrow Worst-case for BLESS
- Performance loss is within 15% for most dense configuration
- Even here, more than 15% energy savings in densest network!



Evaluation – Further Results

- BLESS increases buffer requirement at receiver by at most 2x
 → overall, energy is still reduced
- Impact of memory latency

 \rightarrow with real caches, very little slowdown! (at most 1.5%)



Evaluation – Further Results

- BLESS increases buffer requirement at receiver by at most 2x
 → overall, energy is still reduced
- Impact of memory latency
 - \rightarrow with real caches, very little slowdown! (at most 1.5%)
- Heterogeneous application mixes

(we evaluate several mixes of intensive and non-intensive applications)

- \rightarrow little performance degradation
- \rightarrow significant energy savings in all cases
- \rightarrow no significant increase in unfairness across different applications
- Area savings: ~60% of network area can be saved!





Evaluation – Aggregate Results

• Aggregate results over all 29 applications

Sparse Network	Perfect L2		Realistic L2	
	Average	Worst-Case	Average	Worst-Case
Δ Network Energy	-39.4%	-28.1%	-46.4%	-41.0%
Δ System Performance	-0.5%	-3.2%	-0.15%	-0.55%

Dense Network	Perfect L2		Realistic L2	
	Average	Worst-Case	Average	Worst-Case
Δ Network Energy	-32.8%	-14.0%	-42.5%	-33.7%
Δ System Performance	-3.6%	-17.1%	-0.7%	-1.5%

Summary

- For a very wide range of applications and network settings, buffers are not needed in NoC
 - Significant energy savings (32% even in dense networks and perfect caches)
 - Area-savings of 60%
 - Simplified router and network design (flow control, etc...)
 - Performance slowdown is minimal (can even increase!)

A strong case for a rethinking of NoC design!



Overview

- Why On-Chip Networks (NoC)...?
- Traditional NoC design
- Application-Aware NoC design
- Bufferless NoC design
- Theory of Bufferless NoC Routing



Conclusions, Open Problems & Bibliography

- BLESS uses age-based arbitration in combination with XY-routing \rightarrow this may be sub-optimal
- Same packets (flits) could collide many times on the way to their destination
- Is there a provably optimal arbitration & routing mechanism for bufferless networks...?

- Optimal Bufferless "Greedy-Home-Run" Routing
- The following arbitration policy is provably optimal for an m x m Mesh network (asymptotically at least)
 - Packets move greedily towards their destination if possible (if there are 2 good links, any of them is fine)
 - 2 If a packet is deflected, it gets "excited" with probability 1/p, where $p = \Theta(1/m)$.
 - 3 When a packet is *excited*, it has higher priority than non-excited packets
 - 4 When being excited, a packet tries to reach the destination on the *"home-run"* path (row-column XY-path)
 - 5 When two excited packets contend, the one that goes straight (i.e., keeps its direction) has priority
 - 6 If an excited packet is deflected ightarrow it becomes normal again



Packet I wants to go to [7,7] Packet 2 wants to go to [2,7] \rightarrow say, Packet I gets deflected \rightarrow with probability p, it gets excited

- \rightarrow if excited, it is routed strictly on the home-run path
- → if it is deflected on the home-run path, it becomes non-excited again.



→ this can only happen at the first hop or at the turn (only 2 possibilities!)



Proof-sketch:

- An excited packet can only be deflected at its start node, or when trying to turn.
- In both cases, the probability to be deflected is a small constant (because there needs to be another excited packet starting at exactly the right instant at some other node)
- Thus, whenever a packet gets excited, it reaches its destination with constant probability.
- Thus, on average, a packet needs to become excited only O(I) times to reach its destination.
- Since a packet becomes excited every p'th time it gets deflected, it only gets deflected O(1/p)=O(m) times in expectation.
- Finally, whenever a packet is NOT deflected, it gets close to its destination.

Proof-sketch:

- An excited packet can only be deflected at its start node, or when trying to turn.
- In both cases, the probability to be deflected is a small constant

Notice that even with buffers, O(m) is optimal.

Hence, asymptotically, having no buffers does not harm the time-bounds of routing (in expectation) !

it only gets deflected O(1/p)=O(m) times in expectation.

• Finally, whenever a packet is NOT deflected, it gets close to its destination.

Bibliography

- "Principles and Practices of Interconnection Networks",
 W. Dally and B. Towles, Morgan Kaufmann Publishers, Inc, 2003.
- "A Case for Bufferless Routing in On-Chip Networks", T. Moscibroda and O. Mutlu, ISCA 2009.
- "Application-Aware Prioritization Mechanism for On-Chip Networks", R. Das, O. Mutlu, T. Moscibroda, and C. Das, MICRO 2009.
- "Aergia: Exploiting Packet-Latency Slack in On-Chip Networks", R. Das, O. Mutlu, T. Moscibroda, and C. Das, ISCA 2010.
- "Next Generation On-Chip Networks: What Kind of Congestion Control do we Need?", G. Nychis, C. Fallin, T. Moscibroda, O. Mutlu, Hotnets 2010.
- "Randomized Greedy Hot-Potato Routing", C. Busch, M. Herlihy, and R. Wattenhofer, SODA 2000