



































Convergence	e of Key Enablir	ng Technologies
CMOS VLSI:		
	izes: $0.3u \rightarrow 0.25u \rightarrow 0.18u \rightarrow 0.1$	L3u → 90n → 65n → 45n → 32nm
	\rightarrow 5 \rightarrow 6 \rightarrow 7 (copper) \rightarrow 12	
,	e: $5V \rightarrow 3.3V \rightarrow 2.4V \rightarrow 1.8V \rightarrow 1$	$3V \rightarrow 1.1V \dots$
CAD Tools:		
 Interconnect simulat 	tion and critical path analysis	
 Clock signal propaga 		
 Process simulation a 	nd yield analysis/learning	
 Microarchitecture: 		
 Superpipelined and s 	superscalar machines	
 Speculative and dyna 	amic microarchitectures	
 Simulation tools and 	emulation systems	
Compilers:		
 Extraction of instruct 	tion-level parallelism	
 Aggressive and speci 	ulative code scheduling	
 Object code translat 	ion and optimization	
8/31/2016 (©J.P. Shen)	18-600 Lecture #2	Carnegie Mellon University 1









































