18-742 Advanced Computer Architecture

Test 2

April 14, 1998

SOLUTIONS

Instructions:	DO NOT OPEN TEST UNTIL TOLD TO START
	VOIL HAVE UNTIL 12:20 PM TO COMPLETE THIS TEST

Name (please print):

The exam is composed of four problems containing a total of 12 sub-problems, adding up to 100 points overall. The point value is indicated for each sub-problem. Show all work in the space provided. If you have to make an assumption then state what it was. Answers unaccompanied by supporting work will not receive full credit. The exam is closed book, closed notes, and "closed neighbors." You are on your honor to have erased any course-relevant material from your calculator prior to the start of the test. Please print your initials at the top of each page in case the pages of your test get accidentally separated. You may separate the pages of the test if you like, and we will re-staple them when you hand it in.

Good luck!

Problem 1 (Vector Computing)

You have a chaining vector computer with the following bandwidths available for 8-byte data values:

- 17 memory banks at 88 Million B/sec each
- One bus at 440 Million B/sec
- A VDS with three concurrent connections at 440 Million B/sec each
- A pipelined vector multiplier at 55 MFLOPS; 3 clock latency; 1 result per clock throughput
- A VRF with three bidirectional ports at 440 Million B/sec each

The following table gives the latency for vector multiplications at different vector sizes:

Vector Length	Total Latency (clocks)	Achieved MFLOPS
1	13	4.23
2	16	6.88
3	19	8.68
4	22	10.00
5	25	11.00
6	28	11.79

(8 points)

For vector length 5: (5 floating point ops / 25 clocks) * 55 MHz = 11.00 MFLOPS

a) Fill in the Achieved MFLOPS column for the above table. (Assume no other operations are concurrent with the addition.) Write the computation for vector length 5 below:

b) For vector multiplication, what is R_{infinity} on this architecture? Show computations for potential bottlenecks.

55 MFLOPS * 8 bytes = 440 Million B/sec per data stream

Vector multiplication uses 3 operand ("data") streams

Memory -17 * 88 / 440 = supports 3.4 data streams

Bus -- 1 data stream

VDS -- 3 data streams

VRF -- 3 data streams

Adder -- 3 data streams (2 in, 1 out)

Therefore, R_{infinity} is limited by bus bandwidth at
(1 data items per clock / 3 data items per result) * 55 MHz
= 18.33 MFLOPS

(6 points)

c) What is $N_{1/2}$ on this architecture? Use a linear interpolation with the bracketing pair of data points in the table, and report to two decimal places. Or, if you want to use a purely equation-based approach that's an acceptable alternative.

 $R_{infinity}$ is 18.33 MFLOPS, so $N_{1/2}$ is where the achieved rate is 18.33/2 = 9.17 MFLOPS

N = 3 gives 8.68 MFLOPS N = 4 gives 10.00 MFLOPS

 $N_{1/2} = (9.17-8.68) / (10.00 - 8.68) + 3 = 3.37 \text{ vector elements}$

Problem 2 – Disk Drives (& Interleaved Memory (& some Software Tuning))

You've just landed a job at NASA and are working with high-resolution mapping data. You have map data at 1 meter resolution, and want to study the Mississippi River basin in the U.S. To do this you're going to perform computations on the rows and columns of a 2-D matrix of size 1M elements x 1M elements x 8 bytes per element (*i.e.*, a 1,048,576 element-square matrix, covering about a 650 x 650 mile area.) You decide that because this is bigger than physical memory, you're going to have to rely upon virtual memory to store the matrix on an array of disks.

The biggest disk drive you can get through the government procurement system has the following characteristics:

- 16 platters
- 2 sides per platter; one head per side
- 1024 tracks per side
- 2048 sectors per track
- 512 byte sectors
- Assume a very simplistic timing model for the disk to move a head for each time it changes tracks:

2 msec + 10 usec/track

You decide that it's worth your while to rewrite the part of the OS that maps data to the swap drives. You assign memory pages to the disk drives so that each consecutive 8KB virtual memory page is placed in the same spot on a consecutively numbered disk drive, with the starting sector number increased when addressing wraps back around to the first drive. Within each 8KB chunk, the data is placed on consecutive sectors. This is the "usual" way of interleaving with no skew factor, except that an "interleave module" is a disk drive, and each module is accessed in chunks of 8 KB virtual memory pages. Furthermore, you place data so as to absolutely minimize head movement when accessing the array via sequential memory addresses (in this case accessing rows is done sequentially).

(15 points)

a) Write the equations for addressing the disk drives to implement interleaved memory in this fashion. Assume you are given an 8K-page-aligned byte address ("addr") and want to compute the disk location of the first sector holding that memory page. Also assume that there are "drives" number of disk drives available, and that they are numerous enough to fit the entire array or more. In your equations assume integer division that truncates any fractional result (so, for example, 16/3 = 5), and that all addresses are zero-based (so the first drive is drive#0, first sector is sector#0, etc.) Put all answers in terms of "addr", "drives", and numbers – use no other variables.

HINT: don't forget the "mod" operation in the equations.

```
Drive# = (addr / 8192) \mod drives = (addr / 8K) \mod drives
```

In order, the addressing traverses:

Drive#, Sector#, Side#, Platter#, Track# to achieve minimum head movement on rows.

Different orderings of sector#, side#, platter# are acceptable ... although in a real system probably sector# would almost certainly be varied faster than side# or platter#.

b) What is the minimum number of disk drives necessary for swap space for this array?

512 bytes * 2048 sectors * 1024 tracks * 2 sides * 16 platters = 32 GB / drive

 $1M \times 1M \times 8 = 8 \text{ TB}$; $8 \text{ TB} / 32 \text{ GB} = \underline{256 \text{ disk drives}}$ required for swapping

(8 points)

c) Given that you have already accessed all the data in the first row, how many total rows of data can be accessed without further moving any disk heads (including the first row)? Ignore virtual memory system page table/directory information – just consider that actual data from the matrix is on disk. Assume that there are 1024 disks in the array, which is not necessarily the minimum number required.

A cylinder holds 512 * 2048 * 2 * 16 = 32 MB of data, which is capacity enough for 4 rows @ 8 MB/row.

In capacity terms, 1024 cylinders (1 per disk) can be accessed before moving a head \Rightarrow 1024 * 4 = 4096 rows

(Note that this calculation does not necessarily take into account the precise layout of the data – it is a simple capacity calculation rather than an addressability calculation; but it suffices.)

d) Consider that the matrix is interleaved across a 1024 disk array. Ignoring everything except disk head movement time, how long will it take to read a column of data from disk? Assume maximal concurrency when moving disk heads.

You're going to get 100% "bank" conflicts on a power of 2-strided access to columns, so the actual number of disk drives doesn't matter if it is a power of 2 small enough that each column ends up on a single disk drive. In this case all accesses will be to a single disk drive.

There are many ways to compute this, but one way is to note that (from part c) there are 4096 rows per cylinder. Of these rows, all the members of a given column will be on the same disk drive in the same cylinder for the stated configuration.

Each movement is to an adjacent track and must be done: 1 M elements / 4K elements per cylinder = 256 cylinders.

Assuming that the heads start on the first cylinder, there are 255 head movements of one track each:

255 * (2 msec + 1 * 10 usec) = 0.51255 seconds to read a column

Problem 3 – System Bus

You are designing a computer system bus with the following assumptions. You've been asked to do a design tradeoff involving reducing the bus cost.

- Clock speed is 66 MHz (everything in this problem is in "bus clocks").
- Each motherboard socket costs \$.03 in component cost for each gold-plated *contact* ("pin"). In addition there is a flat assembly labor cost of \$.50 for each entire socket. There are 8 such connectors on the motherboard.
- Each card requires a \$2.50 bus interface chip set, and an additional \$.01 per contact for the gold-plated edge connector "fingers". For this problem you are designing for an entry-level system configuration which is populated with 4 such boards.
- Your initial design uses a 128-signal bus, and includes 64 signals for data and an additional 32 signals for address.
- A bus transaction transfers 256 bits, and takes 7 clocks to complete (*i.e.*, 7 clocks per 256-bit burst transfer of a cache block).
- In the baseline system, the bus can use fully pipelined, split transactions.

(8 points)

a) What is the bus cost for the described configuration (total socket costs + total board costs)?

Sockets =
$$8 * (\$.50 + 128 * .03) = \$34.72$$

Boards =
$$4 * ($2.50 + 128 * .01) = $15.12$$

$$Total = \$34.72 + \$15.12 = \$49.84$$

(8 points)

b) What is the bus cost savings (in dollars) if the address and data lines are multiplexed and no other signals change?

Multiplexing the signals eliminates min(64, 32) = 32 signals .. 128-32 = 96 signals

Sockets =
$$8 * (\$.50 + 96 * .03) = \$27.04$$

Boards =
$$4 * ($2.50 + 96 * .01) = $13.84$$

$$Total = \$27.04 + \$13.84 = \$40.88$$
 Savings = \\$49.84 - \\$40.88 = \\$8.96

c) How much bus bandwidth (in MB/sec) is lost by multiplexing the address and data lines? The transfer latency is designed such that it stays the same, but split transactions are not supported with a multiplexed design.

Baseline bandwidth is split transaction, so it is 64 bits per 66 MHz clock

Baseline BW = 64 bits * (1 byte/8 bits) * 66 MHz = 528 Million bytes/sec

Multiplexed bandwidth is not split transaction, so it is one 256-bit result per 7 clocks

Multiplexed BW = (256 bits / transfer) * (1 byte/8 bits) * (66 Million clocks / sec) * (1 transfer / 7 clocks) = 301.7 Million bytes/sec

Bandwidth cost is 528 - 301.7 = 226.3 Million bytes/second loss

(Observation, not required in solution: you're giving up almost half your bandwidth to save about a fifth of the cost)

Problem 4 – Error Coding

A Hamming SEC code includes 11 data bits and 4 check bits according to the below table:

	\mathbf{d}_{11}	d_{10}	\mathbf{d}_9	$\mathbf{d_8}$	\mathbf{d}_7	\mathbf{d}_{6}	\mathbf{d}_5	c ₄	$\mathbf{d_4}$	\mathbf{d}_3	\mathbf{d}_2	c ₃	\mathbf{d}_1	\mathbf{c}_2	$\mathbf{c_1}$
S_1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
S_2	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0
S_3	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0
S_4	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

(8 points)

a) What are the syndrome equations?

$$S_1 = c_4 \text{ Å} d_5 \text{ Å} d_6 \text{ Å} d_7 \text{ Å} d_8 \text{ Å} d_9 \text{ Å} d_{10} \text{ Å} d_{11}$$

$$S_2 = c_3 \text{ Å} d_2 \text{ Å} d_3 \text{ Å} d_4 \text{ Å} d_8 \text{ Å} d_9 \text{ Å} d_{10} \text{ Å} d_{11}$$

$$S_3 = c_2 \text{ Å} d_1 \text{ Å} d_3 \text{ Å} d_4 \text{ Å} d_6 \text{ Å} d_7 \text{ Å} d_{10} \text{ Å} d_{11}$$

$$S_4 = c_1 \text{ Å } d_1 \text{ Å } d_2 \text{ Å } d_4 \text{ Å } d_5 \text{ Å } d_7 \text{ Å } d_9 \text{ Å } d_{11}$$

(7 points)

b) Consider a computer with a 78-signal bus. Of the bus signals, 64 are for multiplexed address/data. You decide to add a SEC/DED error correcting code to the address/data lines to improve system dependability. How many total bits are on the bus after this addition, assuming no additional control signals need be added. (HINT: even though there is a very minor equation you can use to answer this, it is also possible to work it out using "common sense" about how these codes really work in terms of finding erroneous bits.)

64 bits requires at least $\log_2 64 = 6$ bits of coding for SEC + 1 parity bit for DED. But that result spills over a power-of-two size boundary, so you need 7 bits for SEC + 1 for DED.

78 + 7 + 1 = 86 signals on the new bus.