





Preview

• Review: interpret execution time charts to infer cache characteristics

- Cache levels and size for each
- Tune software for cache memory performance
 - Cache size, associativity, block size, page size
 - Read vs. write behavior & policies
- Create blocked algorithms to improve locality
 - Matrix multiply as an example

Optimize For Cache Effects

Small Cache size

- Decompose large data sets into small ones
- Encourage temporal & spatial locality with algorithm change

Low Associativity

- · Remap conflicting instructions/data so as not to reside in same set
- Intermix data so that related data loads into single cache block
- Large Block Size
 - Access data in sequential order
 - Attempt to modify all data in block at once (don't mix "clean" and "dirty" words)

Write Policies

- Write back -- group writes to data
- Write buffer -- smooth bursts of write traffic
- Allocation -- force allocation if desirable

CACHE SIZE EFFECTS









Example: Optimizing 2-D Array Code
Running example:

int a[N][N], b[N][N], c[N][N], d[N][N];
for (j = 0; j < N; j = j++)
for (i = 0; i < N; i++)
a[i][j] = b[i][j] * c[i][j];

for (j = 0; j < N; j = j++)
for (i = 0; i < N; i = i++)
d[i][j] = a[i][j] + c[i][j];

Example run multiple times for timing

Optimistic, but representative for small arrays (results may be left in cache from a previous loop that produced them)
Actual tested code uses pointers instead of array indexing to reduce overhead

computations (aggressive compilers can do this automatically)Size of array, N, varied (results shown are total data set size for 4 arrays)













Array Merging /* AFTER LOOP FUSION */ int a[N][N], b[N][N], c[N][N], d[N][N]; for (i = 0; i < N; i = i++)for (j = 0; j < N; j++)</pre> { a[i][j] = b[i][j] * c[i][j]; d[i][j] = a[i][j] + c[i][j]; } Array merging intermingles array elements · Cache fetching of a block loads a set of related values at once • Eliminates accidental conflicts for arrays mapping into same block /* ARRAY MERGING */ struct merge { int a; int b; int c; int d; } struct merge m[N][N]; for (i = 0; i < N; i = i++)for (j = 0; j < N; j++){ m.a[i][j] = m.b[i][j] * m.c[i][j]; m.d[i][j] = m.a[i][j] + m.c[i][j]; }







Array Placement /* ARRAY MERGING */ struct merge { int a; int b; int c; int d; } struct merge m[N][N]; for (i = 0; i < N; i = i++)for (j = 0; j < N; j++)</pre> { m.a[i][j] = m.b[i][j] * m.c[i][j]; m.d[i][j] = m.a[i][j] + m.c[i][j]; } Arrays placed so that they don't conflict • Alternate approach to array merging • OFFSET must be selected with care so that corresponding [i][i] elements of the four matrices don't map to the same cache set /* ARRAY PLACEMENT */ int a[N][N], junka[OFFSET], b[N][N], junkb[OFFSET]; int c[N][N], junkc[OFFSET], d[N][N], junkd[OFFSET]; for (i = 0; i < N; i = i++)</pre> for (j = 0; j < N; j++)</pre> { a[i][j] = b[i][j] * c[i][j]; d[i][j] = a[i][j] + c[i][j]; }











Blocked Algorithms

• Break problems up into cache-sized chunks

- Simplifying assumption: no conflict misses
- If conflict misses occur, use array placement
- 1-D blocking is called "strip mining"
 - Very important optimization for vector supercomputers
 - Straightforward to automate with compiler (in many cases)

Multi-dimensional blocking gets harder

- Often requires algorithmic transformations
- May be best used as embedded in a library routing (e.g., matrix multiply)











Faked Write Allocation

Forced write allocation

- For write-followed-by-read behavior, force cache allocation by first reading the data
- Speed-up of 20% on an (admittedly extreme) case for VAX 8800 int a[100];

```
...
a[i] = b[i] * c[i];
...
```

```
d[i] = a[i] * 42;
```

BECOMES (with a compiler that respects the volatile keyword):

```
volatile int a[100];
```

... foo = a[i]; a[i] = b[i] * c[i]; ...

```
d[i] = a[i] * 42;
```





Optimize For Cache Effects

Small Cache size

- Decompose large data sets into small ones
- Encourage temporal & spatial locality with algorithm change

Low Associativity

- · Remap conflicting instructions/data so as not to reside in same set
- · Intermix data so that related data loads into single cache block
- Large Block Size
 - · Access data in sequential order
 - Attempt to modify all data in block at once (don't mix "clean" and "dirty" words)

Write Policies

- Write back -- group writes to data
- Write buffer -- smooth bursts of write traffic
- Allocation -- force allocation if desirable

Review

 Optimizing software for cache memory requires exploiting both organization & policy information

- Loop interchange to promote spatial locality at block & page level
- Loop fusion to promote temporal locality (sometimes can hold all values in registers)
- Array merging to promote spatial locality at block level (mostly for reads)
- Separating reads from writes
 - Reduces traffic ratio with write back cache & large block sizes
 - Increases possibilities for write allocation buffer to merge writes
- Blocked algorithms improve cache usage
 - Intentionally wastes computations to reduce memory accesses
 - Want block size as big as will fit everything in cache for efficiency