

Analog VLSI circuits for spiking neural networks

Giacomo Indiveri

Neuromorphic Cognitive Systems group
Institute of Neuroinformatics
University of Zurich and ETH Zurich

September 17, 2009

Silicon neuron designs

Many VLSI models of spiking neurons have been developed in the past, and many are still being actively investigated:

- [1] C. Mead, *Analog VLSI and Neural Systems*. Reading, MA: Addison-Wesley, 1989.
- [2] M. Mahowald and R. Douglas, "A silicon neuron," *Nature*, vol. 354, pp. 515–518, 1991.
- [3] A. van Schaik, "Building blocks for electronic spiking neural networks," *Neural Networks*, vol. 14, no. 6–7, pp. 617–628, Jul–Sep 2001.
- [4] K. Hynna and K. Boahen, "Space-rate coding in an adaptive silicon neuron," *Neural Networks*, vol. 14, pp. 645–656, 2001.
- [5] G. Indiveri, "A low-power adaptive integrate-and-fire neuron circuit," in *Proc. IEEE International Symposium on Circuits and Systems*. IEEE, May 2003, pp. IV-820–IV-823.
- [6] L. Alvado, J. Tomas, S. Saighi, S. Renaud-Le Masson, T. Bal, A. Destexhe, and G. Le Masson, "Hardware computation of conductance-based neuron models," *Neurocomputing*, vol. 58–60, pp. 109–115, 2004.
- [7] M. Simoni, G. Cymbalyuk, M. Sorensen, and S. Calabrese, R.L. DeWeerth, "A multiconductance silicon neuron with biologically matched dynamics," *IEEE Transactions on Biomedical Engineering*, vol. 51, no. 2, pp. 342–354, February 2004.
- [8] J. Schemmel, K. Meier, and E. Mueller, "A new VLSI model of neural microcircuits including spike time dependent plasticity," in *Proceedings of the IEEE International Joint Conference on Neural Networks*, vol. 3. IEEE, July 2004, pp. 1711–1716.
- [9] J. Arthur and K. Boahen, "Recurrently connected silicon neurons with active dendrites for one-shot learning," in *IEEE International Joint Conference on Neural Networks*, vol. 3, July 2004, pp. 1699–1704.
- [10] E. Farquhar and P. Hasler, "A bio-physically inspired silicon neuron," *IEEE Transactions on Circuits and Systems*, vol. 52, no. 3, pp. 477–488, March 2005.
- [11] K. M. Hynna and K. Boahen, "Neuronal ion-channel dynamics in silicon," in *2006 IEEE International Symposium on Circuits and Systems*, May 2006, pp. 3614–3617.
- [12] J. Arthur and K. Boahen, "Synchrony in silicon: The gamma rhythm," *IEEE Transactions on Neural Networks*, vol. 18, pp. 1815–1825, 2007.
- [13] J. Wijekoon and P. Dudek, "Compact silicon neuron circuit with spiking and bursting behaviour," *Neural Networks*, vol. 21, no. 2–3, pp. 524–534, March–April 2008.
- [14] P. Livi and G. Indiveri, "A current-mode conductance-based silicon neuron for address-event neuromorphic systems," in *IEEE International Symposium on Circuits and Systems, ISCAS 2009*. IEEE, May 2009, pp. 2898–2901.
- [15] F. Folowosele, A. Harrison, A. Cassidy, A. G. Andreou, R. Etienne-Cummings, S. Mihalas, Niebur, and T. Hamilton, "A switched capacitor implementation of the generalized linear integrate-and-fire neuron," in *IEEE International Symposium on Circuits and Systems, ISCAS 2009*. IEEE, May 2009, pp. 2149–2152.
- [16] M. Rastogi, V. Garg, and J. Harris, "Low power integrate and fire circuit for data conversion," in *IEEE International Symposium on Circuits and Systems, ISCAS 2009*. IEEE, May 2009, pp. 2669–2672.
- [17] E. Chicca, A. M. Whatley, V. Dante, P. Lichtsteiner, T. Delbrück, P. Del Giudice, R. J. Douglas, and G. Indiveri, "A multi-chip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity," *IEEE Transactions on Circuits and Systems I, Regular Papers*, vol. 5, no. 54, pp. 981–993, 2007.
- [18] J. Schemmel, J. Fierens, and K. Meier, "Wafer-scale integration of analog neural networks," in *Proceedings of the IEEE International Joint Conference on Neural Networks*, 2008, (in Press).
- [19] Y. Wong, P. Xu, and P. Abshire, "Ultra-low spike rate silicon neuron," *Biomedical Circuits and Systems Conference, 2007 BIOCAS 2007*, pp. 95–98, Nov. 2007.
- [20] R. Vogelstein, U. Mallik, J. Vogelstein, and G. Cauwenberghs, "Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses," *IEEE Transactions on Neural Networks*, vol. 18, no. 1, pp. 253–265, Jan. 2007.

Custom VLSI implementations of neural networks

Early attempts

The idea of making custom analog VLSI implementations of neural networks dates back to the late '80's - early '90s:

[Holler et al. 1989, Satyanarayana et al. 1992, Hammerstrom 1993, Vittoz 1996]

- General purpose computing
- Full-custom analog implementation
- Neural network accelerator PC-boards
- Competing with "Intel steamroller"
- Communication - bandwidth limited
- Difficult to "program"

Current research


- Technological progress
- Power-dissipation/computational power
- Application-specific focus
- Embedded system integration

Silicon neural network characteristics


- Above threshold (strong inversion)
- Mixed analog/digital
- Rate-based
- Real-time
- Conductance-based
- Large-scale, event-based networks
- Below threshold (weak inversion)
- Fully analog
- Spiking
- Accelerated-time
- Integrate-and-Fire
- Small-scale, hard-wired networks

- Most designs can be traced back to one of two types of silicon neurons,


Why subthreshold neuromorphic VLSI



Exploit the physics of silicon to reproduce the *bio*-physics of neural systems.



Diffusion and saturation



$$I_{ds} = I_0 e^{\kappa_n V_g / U_T} \left(e^{-V_s / U_T} - e^{-V_d / U_T} \right)$$

is equivalent to:


$$I_{ds} = I_0 e^{\kappa \frac{V_g}{U_T} - \frac{V_s}{U_T}} - I_0 e^{\kappa \frac{V_g}{U_T} - \frac{V_d}{U_T}}$$

$$I_{ds} = I_f - I_r$$

If $V_{ds} > 4U_T$ the I_r term becomes negligible, and the transistor is said to operate in the **saturation** regime:

$$I_{ds} = I_0 e^{\kappa_n V_g / U_T - V_s / U_T}$$

MOSFETs in subthreshold



n-FET subthreshold transfer function

$$I_{ds} = I_0 e^{\kappa_n V_g / U_T} \left(e^{-V_s / U_T} - e^{-V_d / U_T} \right)$$


where

- I_0 denotes the nFET current-scaling parameter
- κ_n denotes the nFET subthreshold slope factor
- U_T the thermal voltage
- V_g the gate voltage, V_s the source voltage, and V_d the drain voltage.

The current is defined to be positive if it flows from the drain to the source


Exponential voltage dependence

Subthreshold n-FET



n-FETs and p-FETs

In **Complementary** Metal-Oxide Semiconductor (CMOS) technology, there are two types of MOSFETs: n-FETs and p-FETs




In traditional CMOS circuits, all n-FETs have the common bulk potential (V_b) connected to Ground (Gnd), and all p-FETs have a common bulk potential (typically) connected to the power supply rail (V_{dd}).

The corresponding (complementary) equation for the p-FET is


$$I_{ds} = I_0 e^{k_p(V_{dd}-V_g)/U_T} \left(e^{-(V_{dd}-V_s)/U_T} - e^{-(V_{dd}-V_d)/U_T} \right)$$

One, two, and three transistor circuits


Ideal current source




Current-mirror



Inverting amplifier



Differential pair



The differential-pair

$$I_1 = I_0 e^{\frac{\kappa V_1 - V_s}{U_T}}$$



$$I_2 = I_0 e^{\frac{\kappa V_2 - V_s}{U_T}}$$

$$I_b = I_1 + I_2 = I_0 e^{\frac{\kappa V_b}{U_T}}$$



$$e^{-\frac{V_s}{U_T}} = \frac{I_b}{I_0} \frac{1}{e^{\frac{\kappa V_1}{U_T}} + e^{\frac{\kappa V_2}{U_T}}}$$

$$I_1 = I_b \frac{e^{\frac{\kappa V_1}{U_T}}}{e^{\frac{\kappa V_1}{U_T}} + e^{\frac{\kappa V_2}{U_T}}}$$

$$I_2 = I_b \frac{e^{\frac{\kappa V_2}{U_T}}}{e^{\frac{\kappa V_1}{U_T}} + e^{\frac{\kappa V_2}{U_T}}}$$



The transconductance amplifier



$$I_{out} = I_b \tanh \left(\frac{\kappa}{2U_T} (V_1 - V_2) \right)$$

In the linear region ($|V_1 - V_2| < 200\text{mV}$):

$$I_{out} \approx g_m (V_1 - V_2)$$

where

$$g_m = \frac{I_b \kappa}{2U_T}$$

is a **tunable conductance**.

What is a synapse?




In 1897 Charles Sherrington introduced the term **synapse** to describe the specialized structure at the zone of contact between neurons as the point in which one neuron *communicates* with another.

2005 winner of the Science and Engineering Visualization Challenge.


by G. Johnson, *Medical Media*, Boulder, CO.

Synapses in the nervous system



- Electrical | Chemical
- Excitatory | Inhibitory
- Depressing | Facilitating
- AMPA | NMDA
- ...

Synaptic transmission




In chemical synapses the presynaptic and postsynaptic membranes are separated by extracellular space.

The arrival of a presynaptic action potential triggers the release of neurotransmitter in the extracellular space.

The neurotransmitters react with the postsynaptic receptors and depolarize the cell.

Chemical synaptic transmission is characterized by specific temporal *dynamics*.


EPSC and EPSP



Superimposed excitatory post-synaptic currents (EPSCs) recorded in a neuron at different membrane potentials (from Sacchi *et al.*, 1998).

Excitatory post-synaptic potential (EPSP) in response to multiple pre-synaptic spikes (from Nicholls *et al.* 1992).


Neural network models



In classical neural network theory

- signals are (typically) continuous values that represent the neuron's mean firing rate,
- neurons implement a saturating non-linearity transfer function (S) on the input's *weighted* sum,
- the **synapse** implements a multiplication between the neuron's input signal (X_i) and its corresponding synaptic weight (w_i).

VLSI synapses in pulse-based neural networks



$$\Delta V_i = \frac{I_{Wi}}{C_{mem}} \Delta t$$

In pulse-based neural networks the *weighted* contribution of a synapse can be implemented using a single transistor.

In this case p-FETs implement excitatory synapse, and n-FETs implement inhibitory synapses.

The synaptic weight can be set by changing the W_i bias voltage or the Δt duration.

VLSI synapses in classical neural networks

The role of the VLSI synapse in implementations of “classical” neural network models is that of a *multiplier*.

Multiplying synaptic circuits have been implemented using a wide range of analog circuits, ranging from the single MOS-FETs to the Gilbert multiplier.





Figure: Schematic of half of a Gilbert multiplier. This circuit multiplies I_{in1} and I_{in2} by I_b if $I_{in1} + I_{in2} = I_b$.


Linear pulse integrators

A *linear* integrator is a linear low-pass filter. Its impulse response should be a *decaying exponential*.

With VLSI and subthreshold MOSFETS it's fairly easy to implement exponential voltage to current conversion, and linear voltage increase or decrease over time.




$$I_d = C \frac{d}{dt} V_c$$



$$I_d(t) = I_0 e^{\frac{K}{U_T} (V_{dd} - V_g(t))}$$

Linear charge-and-discharge integrator



$$I_w = I_0 e^{\frac{\kappa V_w}{U_T}}, \quad \tau_c \triangleq \frac{C_{syn} U_T}{\kappa I_\tau}$$

$$I_\tau = I_0 e^{\frac{\kappa(V_{dd} - V_\tau)}{U_T}}, \quad \tau_d \triangleq \frac{C_{syn} U_T}{\kappa I_\tau}$$


$$I_c = C \frac{d}{dt} (V_{dd} - V_{syn})$$

$$I_{syn} = I_0 e^{\frac{\kappa(V_{dd} - V_{syn})}{U_T}}$$

$$I_{syn}(t) = \begin{cases} I_{syn}^- e^{-\frac{(t-t_i^-)}{\tau_c}} & \text{(charge phase)} \\ I_{syn}^+ e^{-\frac{(t-t_i^+)}{\tau_d}} & \text{(discharge phase)} \end{cases}$$

$$I_{syn}(t) = I_0 e^{-\frac{\tau_c - f \Delta t (\tau_c + \tau_d)}{\tau_c \tau_d} t}, \quad \text{with } f = \left(\frac{n}{t}\right), \quad f < \left(\frac{\tau_c}{\tau_c + \tau_d}\right) \frac{1}{\Delta t}$$

Log-domain pulse integrator



$$I_w = I_0 e^{\frac{\kappa}{U_T} (V_{syn} - V_w)}$$

$$I_\tau = I_0 e^{\frac{\kappa(V_{dd} - V_\tau)}{U_T}}$$

$$I_c = C \frac{d}{dt} (V_{dd} - V_{syn})$$

$$I_{syn} = I_0 e^{\frac{\kappa(V_{dd} - V_{syn})}{U_T}}$$


$$\frac{d}{dt} I_{syn} = -I_{syn} \frac{\kappa}{U_T} \frac{d}{dt} V_{syn}$$

$$\tau \triangleq \frac{C_{syn} U_T}{\kappa I_\tau}$$

$$\frac{d}{dt} I_{syn} + I_{syn} = \frac{I_{syn} I_w}{I_\tau}$$

$$\frac{d}{dt} I_{syn} + I_{syn} = \frac{I_0 I_{w0}}{I_\tau}, \quad I_{w0} = I_0 e^{-\frac{\kappa(V_w - V_{dd})}{U_T}}$$

The diff-pair integrator (DPI)



$$I_w = I_0 e^{\frac{\kappa V_w}{U_T}}$$

$$I_\tau = I_0 e^{\frac{\kappa(V_{dd} - V_\tau)}{U_T}}$$

$$I_c = C \frac{d}{dt} (V_{dd} - V_{syn})$$

$$I_{in} = I_w \frac{e^{\frac{\kappa V_{syn}}{U_T}}}{e^{\frac{\kappa V_{syn}}{U_T}} + e^{\frac{\kappa V_{thr}}{U_T}}}$$

$$I_{syn} = I_0 e^{\frac{\kappa(V_{dd} - V_{syn})}{U_T}}$$

$$\frac{d}{dt} I_{syn} = -\frac{\kappa}{U_T} I_{syn} \frac{d}{dt} V_{syn}$$

$$\tau \frac{d}{dt} I_{syn} + I_{syn} \approx \frac{I_w I_{gain}}{I_\tau}$$

(Bartolozzi, Indiveri, 2007)

DPI equations

DPI transfer function:

$$\tau \frac{d}{dt} I_{out} + I_{out} = \frac{1}{I_\tau} \frac{I_{out}}{1 + \left(\frac{I_{out}}{I_g}\right)} I_{in}$$

$$\tau \frac{d}{dt} I_{out} + I_{out} \approx \frac{I_g}{I_\tau} I_{in}, \quad \text{if } I_{out} \gg I_g, \quad I_w \gg I_\tau$$

Response to Δt pulse at time t_i :

$$I_{out}(t_i + \Delta t) = \frac{I_g I_{in}}{I_\tau} \left(1 - e^{-\frac{\Delta t}{\tau}}\right) + I_{out}(t_i) e^{-\frac{\Delta t}{\tau}}, \quad I_{out}(t_i) = I_{out}(t_{i-1} + \Delta t) e^{-\frac{t_i - t_{i-1}}{\tau}}$$


Response to an arbitrary spike train $\rho(t) = \sum_i \delta(t - t_i)$, with $\Delta t \ll \tau$:

$$I_{out}(t) = \left(\frac{I_g I_{in}}{I_\tau}\right) e^{-\frac{t}{\tau}} \int_0^t e^{\frac{\xi}{\tau}} \rho(\xi) d\xi$$


Mean response to spike train of mean frequency $\bar{v}$:

$$\langle I_{out} \rangle = \left(\frac{I_g I_{in}}{I_\tau}\right) \Delta t \bar{v}, \quad \bar{v} = \frac{1}{\Delta t + I \bar{S}}$$


DPI measured response




DPI response to spike-trains




Short-term depression



Short-term depression



STDP and beyond



Alternative spike-driven learning algorithm

Spike-driven weight change depends on the value of the post-synaptic neuron's membrane potential, and on its recent spiking activity.

Fusi et al. 2000; Brader et al. 2007

Recipe for efficient VLSI implementation

- 1 bistability: use two synaptic states;
- 2 redundancy: implement many synapses that see the same pre- and post-synaptic activity'
- 3 stochasticity & inhomogeneity: induce LTP/LTD only in a subset of stimulated synapses.

- Slow learning: only a fraction of the synapses memorize the pattern.
- + The theory is matched to the technology: use binary states, exploit mismatch and introduce fault tolerance by design.

Neurons ... in a nutshell


A quick tutorial

- Complexity ↑
- Real Neurons
 - Conductance based models
 - Integrate and fire models
 - Rate based models
 - ▶ Sigmoidal units
 - ▶ Linear threshold units

Spike-driven learning in VLSI I


- J. Arthur and K. Boahen.
Learning in silicon: Timing is everything.
In Y. Weiss, B. Schölkopf, and J. Platt, editors, *Advances in Neural Information Processing Systems 18*. MIT Press, Cambridge, MA, 2006.
- A. Bofill-i Petit and A. F. Murray.
Synchrony detection and amplification by silicon neurons with STDP synapses.
IEEE Transactions on Neural Networks, 15(5):1296–1304, September 2004.
- E. Chicca, D. Badoni, V. Dante, M. D'Andreagiovanni, G. Salina, S. Fusi, and P. Del Giudice.
A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long term memory.
IEEE Transactions on Neural Networks, 14(5):1297–1307, September 2003.
- P. Häfliger, M. Mahowald, and L. Watts.
A spike based learning neuron in analog VLSI.
In M. C. Mozer, M. I. Jordan, and T. Petsche, editors, *Advances in neural information processing systems*, volume 9, pages 692–698. MIT Press, 1997.
- G. Indiveri, E. Chicca, and R. Douglas.
A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity.
IEEE Transactions on Neural Networks, 17(1):211–221, Jan 2006.
- S. Mitra, G. Indiveri, and S. Fusi.
Learning to classify complex patterns using a VLSI network of spiking neurons.
In J.C. Platt, D. Koller, Y. Singer, and S. Roweis, editors, *Advances in Neural Information Processing Systems 20*, pages 1009–1016. Cambridge (MA), 2008. MIT Press.

Neurons of the world




(adapted from B. Mel, 1994)

Equivalent Circuit




If excitatory input currents are relatively small, the neuron behaves exactly like a first order low-pass filter.

Spike generating mechanism




If the membrane voltage increases above a certain threshold, a spike-generating mechanism is activated and an action potential is initiated.

Spike properties




The F-I curve



Hardware implementations of spiking neurons


The first artificial neuron model was proposed in the 1943 by McCulloch and Pitts. Hardware implementations of this model date almost back to the same period.

Hardware implementations of *spiking* neurons are relatively new.




One of the most influential circuits that implements an *integrate and fire* (I&F) model of a neuron was the Axon-Hillock Circuit, proposed by Carver Mead in the late 1980s.

Conductance based Si-Neurons




Conductance-based models of spiking neurons




In 1991 Misha Mahowald and Rodney Douglas proposed a conductance-based silicon neuron and showed that it had properties remarkably similar to those of real cortical neurons.

Conductance based Si-Neurons


Silicon neuron's measurements



The Axon-Hillock Circuit



The Axon-Hillock Circuit




Capacitive Divider

Given the change ΔV_2 , what is ΔV_1 ?


$$Q = C_1 V_1 + C_2 (V_1 - V_2) = \text{constant}$$

$$C_1 \Delta V_1 + C_2 (\Delta V_1 - \Delta V_2) = 0$$


$$\Delta V_1 = \frac{C_2}{C_1 + C_2} \Delta V_2$$



Positive Feedback



Axon-Hillock Circuit Dynamics



$$t_L = \frac{C_{fb} + C_m}{I_{in}} \Delta V_{mem} = \frac{C_{fb}}{I_{in}} V_{dd}$$



$$t_H = \frac{C_{fb} + C_m}{I_r - I_{in}} \Delta V_{mem} = \frac{C_{fb}}{I_r - I_{in}} V_{dd}$$

Frequency $\propto I_{in}$

Pulse width $\propto 1/I_r$ for $I_r \gg I_{in}$


Gain

How to make voltage gain



What's bad about this?

Power Dissipation




The Axon-Hillock circuit is very compact and allows for implementations of dense arrays of silicon neurons

BUT

it has a major drawback: **power consumption**

During the time when an inverter switches, a large amount of current flows from V_{dd} to Gnd .




	$-A_H$	$-A_L$
A:	ON	OFF
B:	ON	ON
C:	OFF	ON


Conductance-based models

Integrate and Fire vs Hodgkin-Huxley

Traditionally there have been two main classes of neuron models:



Integrate and fire (I-C)



Conductance-based (R-C)

Conductance-based models

Integrate and Fire vs Hodgkin-Huxley

But recently proposed models bridge the gap between the two:

J Neurophysiol 92: 959–976, 2004;
10.1152/jn.00190.2004.

Generalized Integrate-and-Fire Models of Neuronal Activity Approximate Spike Trains of a Detailed Model to a High Degree of Accuracy

Renaud Jolivet,^{1,*} Timothy J. Lewis,^{2,*} and Wulfram Gerstner^{1,*}

J Neurophysiol 99: 656–666, 2008.
First published December 5, 2007; doi:10.1152/jn.01107.2007.

Dynamic *I-V* Curves Are Reliable Predictors of Naturalistic Pyramidal-Neuron Voltage Traces

Laurent Badel,¹ Sandrine Lefort,² Romain Brette,³ Carl C. H. Petersen,² Wulfram Gerstner,¹ and Magnus J. E. Richardson^{1,4}
Biol Cybern (2008) 99:361–370
DOI 10.1007/s00422-008-0259-4

ORIGINAL PAPER

Biological
Cybernetics

Extracting non-linear integrate-and-fire models from experimental data using dynamic *I-V* curves


Laurent Badel · Sandrine Lefort ·
Thomas K. Berger · Carl C. H. Petersen ·
Wulfram Gerstner · Magnus J. E. Richardson

G.Indiveri (NCS @ INI)

ICANN09 Tutorial

ini | uzh | eth | zürich 62 / 78

An ultra low-power generalized I&F circuit




(G. Indiveri, P. Livì, ISCAS 2009)

G.Indiveri (NCS @ INI)

ICANN09 Tutorial

ini | uzh | eth | zürich 63 / 78

DPI neuron sub-threshold equations



$$\tau \frac{d}{dt} I_{mem} + I_{mem} \approx \frac{I_g I_{in}}{I_\tau} + \alpha (I_{mem})^\beta$$


$$\alpha \triangleq \frac{1}{I_\tau} I_0^{\frac{1}{\kappa+1}}, \quad \beta \triangleq \frac{2\kappa+1}{\kappa+1}$$

G.Indiveri (NCS @ INI)

ICANN09 Tutorial

ini | uzh | eth | zürich 64 / 78

SPICE simulations




G.Indiveri (NCS @ INI)

ICANN09 Tutorial

ini | uzh | eth | zürich 66 / 78


Experimental results

Single spike




Experimental results

Population activity




Spiking multi-neuron architectures




- Networks of I&F neurons with adaptation, refractory period, etc.
- Synapses with realistic temporal dynamics
- Winner-Take-All architectures
- Spike-based plasticity mechanisms

Spikes and Address-Event Systems



A spike-based learning chip




A *minimum-size* chip implementing a reconfigurable AER neural network. Neurons and synapses have realistic temporal dynamics. Local circuits at each synapse implement the bi-stable spike-based plasticity mechanism.

Indiveri, Fusi, 2007

Technology:	AMS 0.35 μ m
Size:	3.9mm $\times$ 2.5mm
Neurons:	128
AER plastic synapses:	28 $\times$ 128
AER non-plastic synapses:	4 $\times$ 128
Dendritic tree multiplexer:	32 $\times$ 128 ... 1 $\times$ 4096





Distributed multi-layer networks

Analog processing, asynchronous digital communication



Summary

- [1] C. Moust, *Analog VLSI and Neural Systems*. Reading, MA: Addison-Wesley, 1996.
- [2] M. Marmol and H. Douglas, "A silicon neuron," *Nature*, vol. 394, pp. 151-154, 1991.
- [3] A. van Schaik, "Building blocks for electronic spiking neural networks," *Neural Networks*, vol. 14, no. 4, pp. 417-426, Jul-Sep 2001.
- [4] K. Vervaeke and K. Boeck, "Spiking neural networks with adaptive delay neurons," *Neural Networks*, vol. 14, pp. 445-456, 2001.
- [5] G. Indiveri, "A low-power adaptive integrated circuit neuron circuit," *Proc. IEEE International Symposium on Circuits and Systems*, IEEE, May 2003, pp. 1429-1432.
- [6] K. Indiveri, J. J. van der Pijl, K. Boeck, and M. Marmol, "A. D. Indiveri, and J. J. van der Pijl, "Electronically implemented neurons with realistic temporal dynamics," *Neurocomputing*, vol. 50, pp. 179-193, 2004.
- [7] M. Indiveri, G. Cymbalyuk, M. Scanziani, and S. Ciliberto, "A. D. Indiveri, "A multi-layered silicon neuron with biologically inspired dynamics," *IEEE International Symposium on Circuits and Systems*, vol. 1, pp. 461-464, February 2006.
- [8] J. Indiveri, K. Boeck, and S. Ciliberto, "A new VLSI model of neural neurons including spike time dependent plasticity," in *Proceedings of the IEEE International Joint Conference on Neural Networks*, vol. 3, IEEE, July 2006, pp. 1711-1716.
- [9] J. Indiveri and K. Boeck, "Recurrently connected silicon neurons with active dendrites for modular learning," in *IEEE International Joint Conference on Neural Networks*, vol. 1, July 2006, pp. 1691-1696.
- [10] E. Douglas and K. Boeck, "A biophysically inspired silicon neuron," *IEEE Transactions on Circuits and Systems*, vol. 51, no. 3, pp. 477-488, March 2006.
- [11] K. Boeck and G. Indiveri, "Optimal neuronal dynamics in silicon," in *2006 IEEE International Symposium on Circuits and Systems*, May 2006, pp. 3616-3619.



Thank you for your attention

Additional information available at:

<http://ncs.ethz.ch/>