# CMU 18-447 Introduction to Computer Architecture, Spring 2015 

HW 6: Main Memory, Latency Tolerance, Prefetching and Runahead Execution
Instructor: Prof. Onur Mutlu
TAs: Rachata Ausavarungnirun, Kevin Chang, Albert Cho, Jeremie Kim, Clement Loh
Assigned: Wed., 4/1, 2015
Due: Wed., 4/10, 2015 (Midnight)
Handin: /afs/ece/class/ece447/handin/hw6
Please submit as ONE PDF: [andrewID].pdf

## 1 Banks [30 points]

A processor's memory hierarchy consists of a small SRAM L1-cache and a large DRAM main memory, both of which are banked. The processor has a 24-bit physical address space and does not support virtual memory (i.e., all addresses are physical addresses). An application has just started running on this processor. The following figure shows the timeline of memory references made by that application and how they are served in the L1-cache or main memory.


For example, the first memory reference made by the application is to byte-address $0 x f f b c 67$ (assume that all references are byte-sized reads to byte-addresses). However, the memory reference misses in the L1-cache (assume that the L1-cache is intially empty). Immediately afterwards, the application accesses main memory, where it experiences a row-buffer miss (initially, assume that all banks in main memory each have a row opened that will never be accessed by the application). Eventually, the cache block (and only that cache block) that contains the byte-address $0 x f f b c 67$ is fetched from memory into the cache.

Subsequent memory references may experience bank-conflicts in the L1-cache and/or main memory, if there is a previous reference still being served at that particular bank. Bank-conflicts are denoted as hatched shapes in the timeline.

The following table shows the address of the memory references made by the application in both hexadecimal and binary representations.
(a) Memory address table

| Hexadecimal | Binary |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $f f b c 67$ | 1111 | 1111 | 1011 | 1100 | 0110 | 0111 |
| ffbda7 | 1111 | 1111 | 1011 | 1101 | 1010 | 0111 |
| ffbdd7 | 1111 | 1111 | 1011 | 1101 | 1101 | 0111 |
| ff5e28 | 1111 | 1111 | 0101 | 1110 | 0010 | 1000 |
| ff5a28 | 1111 | 1111 | 0101 | 1010 | 0010 | 1000 |
| ff4e28 | 1111 | 1111 | 0100 | 1110 | 0010 | 1000 |
| ff4c04 | 1111 | 1111 | 0100 | 1100 | 0000 | 0100 |
| ffbc6f | 1111 | 1111 | 1011 | 1100 | 0110 | 1111 |
| ffbc70 | 1111 | 1111 | 1011 | 1100 | 0111 | 0000 |

From the above timelines and the table, your job is to answer questions about the processor's cache and main memory organization. Here are some assumptions to help you along the way.

- Assumptions about the L1-cache
- Block size: ? (Power of two, greater than two)
- Associativity: ? (Power of two, greater than two)
- Total data-store size: ? (Power of two, greater than two)
- Number of banks: ? (Power of two, greater than two)
- Initially empty
- Assumptions about main memory
- Number of channels: 1
- Number of ranks per channel: 1
- Number of banks per rank: ? (Power of two, greater than two)
- Number of rows per bank: ? (Power of two, greater than two)
- Number of cache-blocks per row: ? (Power of two, greater than two)
- Contains the entire working set of the application
- Initially, all banks have their $0^{t h}$ row open, which is never accessed by the application


### 1.1 First, let's cover the basics

(a) Caches and main memory are sub-divided into multiple banks in order to allow parallel access. What is an alternative way of allowing parallel access?
(b) A cache that allows multiple cache misses to be outstanding to main memory at the same time is called what? (Two words or less. Hint: It's an adjective.)
(c) While cache misses are outstanding to main memory, what is the structure that keeps bookkeeping information about the outstanding cache misses? This structure often augments the cache.
(d) Which is larger, an SRAM cell or a DRAM cell?
(e) What is the number of transistors and/or capacitors needed to implement each cell, including access transistor(s)?

### 1.2 Cache and memory organization

NOTE: For the following questions, assume that all offsets and indexes come from contiguous address bits.
(a) What is the L1-cache's block size in bytes? Which bit positions in the 24-bit physical address correspond to the cache block offset? (The least-significant bit in the physical address has a bit position of 0 .)
(b) How many banks are there in the L1-cache? Which bit positions in the 24 -bit physical address correspond to the L1-cache bank index? (The least-significant bit in the physical address has a bit position of 0 .)
(c) How many banks are there in main memory? Which bit positions in the 24 -bit physical address correspond to the main memory bank index? (The least-significant bit in the physical address has a bit position of 0 .)
(d) What kind of interleaving is used to map physical addresses to main memory?
(e) To fully support a 24-bit physical address space, how many rows must each main memory bank have? Which bit positions in the 24-bit physical address correspond to the main memory row index? (The least-significant bit in the physical address has a bit position of 0 .)
(f) Each cache block within a row is called a column. How many columns are there in a single row? Which bit positions in the 24-bit physical address correspond to the main memory column index? (The least-significant bit in the physical address has a bit position of 0 .)

## 2 Refresh [40 points]

A memory system has four channels, and each channel has two ranks of DRAM chips. Each memory channel is controlled by a separate memory controller. Each rank of DRAM contains eight banks. A bank contains 32 K rows. Each row in one bank is 8 KB . The minimum retention time among all DRAM rows in the system is 64 ms . In order to ensure that no data is lost, every DRAM row is refreshed once per 64 ms . Every DRAM row refresh is initiated by a command from the memory controller which occupies the command bus on the associated memory channel for 5 ns and the associated bank for 40 ns . Let us consider a 1.024 second span of time.

We define utilization (of a resource such as a bus or a memory bank) as the fraction of total time for which a resource is occupied by a refresh command.

For each calculation in this section, you may leave your answer in simplified form in terms of powers of 2 and powers of 10 .
(a) How many refreshes are performed by the memory controllers during the 1.024 second period in total across all four memory channels?
(b) What command bus utilization, across all memory channels, is directly caused by DRAM refreshes?
(c) What data bus utilization, across all memory channels, is directly caused by DRAM refreshes?
(d) What bank utilization (on average across all banks) is directly caused by DRAM refreshes?
(e) The system designer wishes to reduce the overhead of DRAM refreshes in order to improve system performance and reduce the energy spent in DRAM. A key observation is that not all rows in the DRAM chips need to be refreshed every 64 ms . In fact, rows need to be refreshed only at the following intervals in this particular system:

| Required Refresh Rate | Number of Rows |
| :--- | :--- |
| 64 ms | $2^{5}$ |
| 128 ms | $2^{9}$ |
| 256 ms | all other rows |

Given this distribution, if all rows are refreshed only as frequently as required to maintain their data, how many refreshes are performed by the memory controllers during the 1.024 second period in total across all four memory channels?

What command bus utilization (as a fraction of total time) is caused by DRAM refreshes in this case?
(f) What DRAM data bus utilization is caused by DRAM refreshes in this case?
(g) What bank utilization (on average across all banks) is caused by DRAM refreshes in this case?
(h) The system designer wants to achieve this reduction in refresh overhead by refreshing rows less frequently when they need less frequent refreshes. In order to implement this improvement, the system needs to track every row's required refresh rate. What is the minimum number of bits of storage required to track this information?
(i) Assume that the system designer implements an approximate mechanism to reduce refresh rate using Bloom filters, as we discussed in class. One Bloom filter is used to represent the set of all rows which require a 64 ms refresh rate, and another Bloom filter is used to track rows which require a 128 ms refresh rate. The system designer modifies the memory controller's refresh logic so that on every potential refresh of a row (every 64 ms ), it probes both Bloom filters. If either of the Bloom filter probes results in a "hit" for the row address, and if the row has not been refreshed in the most recent length of time for the refresh rate associated with that Bloom filter, then the row is refreshed. (If a row address hits in both Bloom filters, the more frequent refresh rate wins.) Any row that does not hit in either Bloom filter is refreshed at the default rate of once per 256 ms .

The false-positive rates for the two Bloom filters are as follows:

| Refresh Rate Bin | False Positive Rate |
| :--- | :--- |
| 64 ms | $2^{-20}$ |
| 128 ms | $2^{-8}$ |

The distribution of required row refresh rates specified in part (e) still applies.
How many refreshes are performed by the memory controllers during the 1.024 second period in total across all four memory channels?

What command bus utilization results from this refresh scheme?
What data bus utilization results from this refresh scheme?
What bank utilization (on average across all banks) results from this refresh scheme?

## 3 Prefetching [40 points]

You and your colleague are tasked with designing the prefetcher of a machine your company is designing. The machine has a single core, L1 and L2 caches and a DRAM memory system.

We will examine different prefetcher designs and analyze the trade-offs involved.

- For all parts of this question, we want to compute prefetch accuracy, coverage and bandwidth overhead after the prefetcher is trained and is in steady state. Therefore, exclude the first six requests from all computations.
- If there is a request already outstanding to a cache block, a new request for the same cache block will not be generated. The new request will be merged with the already outstanding request in the MSHRs.
(a) You first design a stride prefetcher that observes the last three cache block requests. If there is a constant stride between the last three requests, it prefetches the next cache block using that stride.

You run an application that has the following access pattern to memory (these are cache block addresses):


## Assume this pattern continues for a long time.

Compute the coverage of your stride prefetcher for this application.

Compute the accuracy of your stride prefetcher for this application.
(b) Your colleague designs a new prefetcher that, on a cache block access, prefetches the next N cache blocks.

The coverage and accuracy of this prefetcher are $66.67 \%$ and $50 \%$ respectively for the above application. What is the value of N ?

We define the bandwidth overhead of a prefetcher as

$$
\frac{\text { Total number of cache block requests with the prefetcher }}{\text { Total number of cache block requests without the prefetcher }}
$$

What is the bandwidth overhead of this next-N-block prefetcher for the above application?
(c) Your colleague wants to improve the coverage of her next-N-block prefetcher further for the above application, but is willing to tolerate a bandwidth overhead of at most 2 x .
Is this possible? Why or why not?
(d) What is the minimum value of N required to achieve a coverage of $100 \%$ for the above application? Remember that you should exclude the first six requests from your computations.
What is the bandwidth overhead at this value of N ?
(e) You are not happy with the large bandwidth overhead required to achieve a prefetch coverage of $100 \%$ with a next-N-block prefetcher. You aim to design a prefetcher that achieves a coverage of $100 \%$ with a 1x dwidth overhead. Propose a prefetcher design that accomplishes this goal.
Be concrete and clear.

## 4 Memory System [40 points]

A machine with a 4 GB DRAM main memory system has 4 channels, 1 rank per channel and 4 banks per rank. The cache block size is 64 bytes.
(a) You are given the following byte addresses and the channel and bank to which they are mapped:

Byte: $0 \times 0000 \Rightarrow$ Channel 0 , Bank 0
Byte: $0 x 0100 \Rightarrow$ Channel 0, Bank 0
Byte: 0x0200 $\Rightarrow$ Channel 0, Bank 0
Byte: $0 x 0400 \Rightarrow$ Channel 1, Bank 0
Byte: $0 x 0800 \Rightarrow$ Channel 2, Bank 0
Byte: $0 \times 0 \mathrm{COO} \Rightarrow$ Channel 3, Bank 0
Byte: $0 \times 1000 \Rightarrow$ Channel 0, Bank 1
Byte: $0 \times 2000 \Rightarrow$ Channel 0, Bank 2
Byte: $0 \times 3000 \Rightarrow$ Channel 0, Bank 3

Determine which bits of the address are used for each of the following address components. Assume row bits are higher order than column bits:

- Byte on bus
- Channel bits (channel bits are contiguous)
- Bank bits (bank bits are contiguous)
- Column bits (column bits are contiguous)
- Row bits (row bits are contiguous)
(b) Two applications App 1 and App 2 share this memory system (using the address mapping scheme you determined in part (a)). The memory scheduling policy employed is FR-FCFS. The following requests are queued at the memory controller request buffer at time $t$. Assume the first request (A) is the oldest and the last one $(\mathrm{A}+15)$ is the youngest.

A B A $+1 \quad \mathrm{~A}+2 \quad \mathrm{~A}+3 \quad \mathrm{~B}+10 \quad \mathrm{~A}+4 \quad \mathrm{~B}+12 \quad \mathrm{~A}+5 \quad \mathrm{~A}+6 \quad \mathrm{~A}+7$
$\mathrm{A}+8 \quad \mathrm{~A}+9 \quad \mathrm{~A}+10 \quad \mathrm{~A}+11 \quad \mathrm{~A}+12 \quad \mathrm{~A}+13 \quad \mathrm{~A}+14 \quad \mathrm{~A}+15$

These are cache block addresses, not byte addresses. Note that requests to $\mathrm{A}+\mathrm{x}$ are from App 1, while requests to $\mathrm{B}+\mathrm{x}$ are from App 2. Addresses A and B are row-aligned (i.e., they are at the start of a row) and are at the same bank but are in different rows.

Assuming row-buffer hits take T time units to service and row-buffer conflicts/misses take 2 T time units to service, what is the slowdown (compared to when run alone on the same system) of i) App 1? ii) App 2 ?
(c) Which application slows down more? Why?
(d) In class, we discussed memory channel partitioning and memory request scheduling as two solutions to mitigate interference and application slowdowns in multicore systems. Propose another solution to reduce the slowdown of the more-slowed-down application, without increasing the slowdown of the other application? Be concrete.

## 5 Running Ahead [55 points]

Consider the following program, running on an in-order processor with no pipelining:

|  | R1 | $\leftarrow$ ( R 3$)$ | // Load |
| :---: | :---: | :---: | :---: |
| ADD | R2 | $\leftarrow \mathrm{R} 4, \mathrm{R} 6$ |  |
|  | R9 | $\leftarrow$ (R5) | // Load |
| ADD | R4 | $\leftarrow \mathrm{R} 7, \mathrm{R} 8$ |  |
| LD | R11 | $\leftarrow$ (R16) | // Load |
|  | R7 | $\leftarrow \mathrm{R} 8, \mathrm{R} 10$ |  |
|  | R12 | $\leftarrow$ (R11) | // Load |
|  | R6 | $\leftarrow \mathrm{R} 8$ |  |

Assume that all registers are initialized and available prior to the beginning of the shown code. Each load takes 1 cycle to execute, and each add takes 2 cycles to execute. Loads A through D are all cache misses. In addition to the 1 cycle taken to execute each load, these cache misses take $6,9,12$, and 3 cycles, respectively for Loads A through D, to complete. For now, assume that no penalty is incurred when entering or exiting runahead mode.

Note: Please show all your work for partial credit.
(a) For how many cycles does this program run without runahead execution?
(b) For how many cycles does this program run with runahead execution?
(c) How many additional instructions are executed in runahead execution mode?
(d) Next, assume that exiting runahead execution mode incurs a penalty of 3 cycles. In this case, for how many cycles does this program run with runahead execution?
(e) At least how many cycles should the runahead exit penalty be, such that enabling runahead execution decreases performance? Please show your work.
(f) Which load instructions cause runahead periods? Circle all that did:

## Load A Load B Load C Load D

For each load that caused a runahead period, tell us if the period generated a prefetch request. If it did not, explain why it did not and what type of a period it caused.
(g) For each load that caused a runahead period that did not result in a prefetch, explain how you would best mitigate the inefficiency of runahead execution.
(h) If all useless runahead periods were eliminated, how many additional instructions would be executed in runahead mode?

How does this number compare with your answer from part (c)?
(i) Assume still that the runahead exit penalty is 3 cycles, as in part (d). If all useless runahead execution periods were eliminated (i.e., runahead execution is made efficient), for how many cycles does the program run with runahead execution?

How does this number compare with your answer from part (d)?
(j) At least how many cycles should the runahead exit penalty be such that enabling efficient runahead execution decreases performance? Please show your work.

