18-447
ARM ISA
Recitation #1

Prof. Onur Mutlu
Carnegie Mellon University
Spring 2014, 1/14/2013

What is Computer Architecture?

- **ISA+implementation definition:** The science and art of designing, selecting, and interconnecting hardware components and designing the hardware/software interface to create a computing system that meets functional, performance, energy consumption, cost, and other specific goals.

- **Traditional (only ISA) definition:** "The term *architecture* is used here to describe the attributes of a system as seen by the programmer, i.e., the conceptual structure and functional behavior as distinct from the organization of the dataflow and controls, the logic design, and the physical implementation." *Gene Amdahl*, IBM Journal of R&D, April 1964

ISA vs. Microarchitecture

- ISA
  - Agreed upon interface between software and hardware
    - SW/compiler assumes, HW promises
  - What the software writer needs to know to write and debug system/user programs
- Microarchitecture
  - Specific implementation of an ISA
  - Not visible to the software
- Microprocessor
  - **ISA, uarch**, circuits
  - "Architecture" = ISA + microarchitecture



ISA

- Instructions
  - Opcodes, Addressing Modes, Data Types
  - Instruction Types and Formats
  - Registers, Condition Codes
- Memory
  - Address space, Addressability, Alignment
  - Virtual memory management
- Call, Interrupt/Exception Handling
- Access Control, Priority/Privilege
- I/O: memory-mapped vs. instr.
- Task/thread Management
- Power and Thermal Management
- Multi-threading support, Multiprocessor support

Intel® 64 and IA-32 Architectures
Software Developer's Manual

Volume 1:
Basic Architecture

ARM ISA – What is it?

- ARM is a RISC architecture
- Used for mobile computing
- Features
  - Load/Store Architecture
  - Conditional Execution
  - Inline barrel shifter
  - Multiple execution modes involving banked registers
  - Many different addressing modes
  - Thumb mode (16-bit mode)

ARM Basics - Registers

- 16 General Purpose Registers
  - R15 is the PC
  - R14 is the linker addr
  - R13 is the stack pointer
- CPSR and SPSP



ARM Basics – Instruction Encodings



Figure A3-1 ARM instruction set summary

ARM ISA - Barrel Shifter

- 4 Different types of shifts: LSL, LSR, ASR, ROR (special case RRX)
- Assembler code:

```
<opcode>{<cond>}{S} <Rd>, <Rn>, <shifter_operand>
<Rm>, LSL #<shift_imm>
<Rm>, LSL <Rs>
```

- Encoding:

32-bit immediate



Immediate shifts



Register shifts



More info on page A5-3 of *ARM Architecture Reference Manual*

ARM ISA - Addressing Mode

- Many different modes (about 9)
  - Only worry about 2 for this class
- Assembler Code:

```
LDR|STR{<cond>}{B}{T}  <Rd>, <addressing_mode>
                       [<Rn>, #+/-<offset_12>]
                       [<Rn>, +/-<Rm>]
                       [<Rn>, +/-<Rm>, <shift> #<shift_imm>]
                       [<Rn>, #+/-<offset_12>]!
                       [<Rn>], #+/-<offset_12>
```

- Encoding:

Immediate offset/index



Register offset/index



More info on page A5-19 of *ARM Architecture Reference Manual*