This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | Next revision Both sides next revision | ||
labs [2014/12/20 21:25] kevincha |
labs [2015/01/10 20:56] kevincha |
||
---|---|---|---|
Line 5: | Line 5: | ||
===== Lab 1: Instruction Level MIPS Simulator (Due: Fri. 1/23) ===== | ===== Lab 1: Instruction Level MIPS Simulator (Due: Fri. 1/23) ===== | ||
- | ===== Lab 1.5: SystemVerilog Warm-Up (Due: Never) ===== | ||
- | ===== Lab 2: Single Cycle MIPS (Due: Fri. 2/6)===== | ||
- | |||
- | ===== Lab 3: Pipelining (Due: Fri. 2/20)===== | ||
- | |||
- | ===== Lab 4a: Branch Prediction (Due: Fri. 3/20)===== | ||
- | |||
- | ===== Lab 4b: TBD (Due: Fri. 3/20) ===== | ||
- | |||
- | ===== Lab 5: Simulating Caches and Branch Prediction (Due: Fri. 4/3)===== | ||
- | |||
- | ===== Lab 6: Memory Hierarchy (Due: Fri. 4/17)===== | ||
- | |||
- | ===== Lab 7: Multicore and Cache Coherence (Due: Fri. 5/1)===== |