This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
labs [2014/05/02 23:33] rachata |
labs [2014/12/20 21:22] kevincha old revision restored (2014/12/10 19:09) |
||
---|---|---|---|
Line 8: | Line 8: | ||
* {{lab1.tar|Lab 1 Starter Code}} | * {{lab1.tar|Lab 1 Starter Code}} | ||
* {{lab1_dist.pdf|Lab 1 Grade Distribution}} | * {{lab1_dist.pdf|Lab 1 Grade Distribution}} | ||
+ | * {{arm2hex.tar| arm2hex}} | ||
+ | |||
===== Lab 1.5: SystemVerilog Warm-Up (Due: Never) ===== | ===== Lab 1.5: SystemVerilog Warm-Up (Due: Never) ===== | ||
Line 26: | Line 28: | ||
* {{lab4.pdf|Lab 4a Handout}} | * {{lab4.pdf|Lab 4a Handout}} | ||
+ | * {{lab4_dist.pdf|Lab 4 Grade Distribution}} | ||
===== Lab 4b: Fine-Grained Multithreading (Due: Fri. 3/21)===== | ===== Lab 4b: Fine-Grained Multithreading (Due: Fri. 3/21)===== | ||
* {{lab4b.pdf|Lab 4b Handout}} | * {{lab4b.pdf|Lab 4b Handout}} | ||
+ | * {{lab4_dist.pdf|Lab 4 Grade Distribution}} | ||
===== Lab 5: Simulating Caches and Branch Prediction (Due: Sun. 4/6)===== | ===== Lab 5: Simulating Caches and Branch Prediction (Due: Sun. 4/6)===== |