This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | Next revision Both sides next revision | ||
labs [2014/01/29 20:59] varun [Lab 2: Single Cycle ARM (Due: Fri. 2/7)] |
labs [2014/02/05 17:02] rachata |
||
---|---|---|---|
Line 7: | Line 7: | ||
* {{lab1.pdf|Lab 1 Handout}} | * {{lab1.pdf|Lab 1 Handout}} | ||
* {{lab1.tar|Lab 1 Starter Code}} | * {{lab1.tar|Lab 1 Starter Code}} | ||
+ | * {{lab1_dist.pdf|Lab 1 Grade Distribution}} | ||
===== Lab 1.5: SystemVerilog Warm-Up (Due: Never) ===== | ===== Lab 1.5: SystemVerilog Warm-Up (Due: Never) ===== | ||