This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
homeworks [2014/12/11 00:21] rachata |
homeworks [2015/01/10 20:55] kevincha |
||
---|---|---|---|
Line 5: | Line 5: | ||
===== Homework 0: Student Information (Due: TBA) ===== | ===== Homework 0: Student Information (Due: TBA) ===== | ||
- | * HW0 Handout | + | * [[https://milkshark.ics.cs.cmu.edu/courses/25/assessments/12]] |
- | ===== Homework 1: ISA (Due: TBA) ===== | ||
- | |||
- | * HW1 Handout | ||
- | * Solution | ||
- | * Grade Distribution | ||
- | |||
- | ===== Homework 2: ISA Tradeoffs, Microprogramming and Pipelining (Due: TBA) ===== | ||
- | |||
- | * HW2 Handout | ||
- | * Solution | ||
- | * Grade Distribution | ||
- | |||
- | ===== Homework 3: Branch Prediction, Out-of-order Execution (Due: TBA) ===== | ||
- | |||
- | * HW3 Handout | ||
- | * Solution | ||
- | * Grade Distribution | ||
- | |||
- | ===== Homework 4: GPU, SIMD and Caching (Due: TBA) ===== | ||
- | |||
- | * HW4 Handout | ||
- | * Solution | ||
- | * Grade Distribution | ||
- | |||
- | ===== Homework 5: Caching and VM (reviews) (Due: TBA) ===== | ||
- | |||
- | * HW5 Handout | ||
- | * Grade Distribution | ||
- | * Solution | ||
- | |||
- | ===== Homework 6: Main Memory (Due: TBA) ===== | ||
- | |||
- | * HW6 Handout | ||
- | * Grade Distribution | ||
- | * Solution | ||
- | |||
- | ===== Homework 7: Prefetching, Runahead, Cache Coherence, Multiprocessors, Faults (Due: TBA) ===== | ||
- | |||
- | * HW7 Handout | ||
- | * Grade Distribution | ||
- | * Solution |