This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
buzzword [2015/01/16 19:45] kevincha [Lecture 3 (1/17 Fri.)] |
buzzword [2015/01/26 23:13] kevincha [Lecture 4 (1/21 Wed.)] |
||
---|---|---|---|
Line 107: | Line 107: | ||
===== Lecture 3 (1/17 Fri.) ===== | ===== Lecture 3 (1/17 Fri.) ===== | ||
- | * Microarchitecture | + | * Microarchitecture |
- | * Three major tradeoffs of computer architecture | + | * Three major tradeoffs of computer architecture |
- | * Macro-architecture | + | * Macro-architecture |
- | * LC-3b ISA | + | * LC-3b ISA |
- | * Unused instructions | + | * Unused instructions |
- | * Bit steering | + | * Bit steering |
- | * Instruction processing style | + | * Instruction processing style |
- | * 0,1,2,3 address machines | + | * 0,1,2,3 address machines |
- | * Stack machine | + | * Stack machine |
- | * Accumulator machine | + | * Accumulator machine |
- | * 2-operand machine | + | * 2-operand machine |
- | * 3-operand machine | + | * 3-operand machine |
- | * Tradeoffs between 0,1,2,3 address machines | + | * Tradeoffs between 0,1,2,3 address machines |
- | * Postfix notation | + | * Postfix notation |
- | * Instructions/Opcode/Operade specifiers (i.e. addressing modes) | + | * Instructions/Opcode/Operade specifiers (i.e. addressing modes) |
- | * Simply vs. complex data type (and their tradeoffs) | + | * Simply vs. complex data type (and their tradeoffs) |
- | * Semantic gap and level | + | * Semantic gap and level |
- | * Translation layer | + | * Translation layer |
- | * Addressability | + | * Addressability |
- | * Byte/bit addressable machines | + | * Byte/bit addressable machines |
- | * Virtual memory | + | * Virtual memory |
- | * Big/little endian | + | * Big/little endian |
- | * Benefits of having registers (data locality) | + | * Benefits of having registers (data locality) |
- | * Programmer visible (Architectural) state | + | * Programmer visible (Architectural) state |
- | * Programmers can access this directly | + | * Programmers can access this directly |
- | * What are the benefits? | + | * What are the benefits? |
- | * Microarchitectural state | + | * Microarchitectural state |
- | * Programmers cannot access this directly | + | * Programmers cannot access this directly |
- | * Evolution of registers (from accumulators to registers) | + | * Evolution of registers (from accumulators to registers) |
- | * Different types of instructions | + | * Different types of instructions |
- | * Control instructions | + | * Control instructions |
- | * Data instructions | + | * Data instructions |
- | * Operation instructions | + | * Operation instructions |
- | * Addressing modes | + | * Addressing modes |
- | * Tradeoffs (complexity, flexibility, etc.) | + | * Tradeoffs (complexity, flexibility, etc.) |
- | * Orthogonal ISA | + | * Orthogonal ISA |
- | * Addressing modes that are orthogonal to instruction types | + | * Addressing modes that are orthogonal to instruction types |
- | * I/O devices | + | * I/O devices |
- | * Vectored vs. non-vectored interrupts | + | * Vectored vs. non-vectored interrupts |
- | * Complex vs. simple instructions | + | * Complex vs. simple instructions |
- | * Tradeoffs | + | * Tradeoffs |
- | * RISC vs. CISC | + | * RISC vs. CISC |
- | * Tradeoff | + | * Tradeoff |
- | * Backward compatibility | + | * Backward compatibility |
- | * Performance | + | * Performance |
- | * Optimization opportunity | + | * Optimization opportunity |
- | * Translation | + | * Translation |
+ | |||
+ | ===== Lecture 4 (1/21 Wed.) ===== | ||
+ | |||
+ | * Fixed vs. variable length instruction | ||
+ | * Huffman encoding | ||
+ | * Uniform vs. non-uniform decode | ||
+ | * Registers | ||
+ | * Tradeoffs between number of registers | ||
+ | * Alignments | ||
+ | * How does MIPS load words across alignment the boundary | ||
+ | |||
+ | ===== Lecture 5 (1/26 Mon.) ===== | ||
+ | |||
+ | * Tradeoffs in ISA: Instruction length | ||
+ | * Uniform vs. non-uniform | ||
+ | * Design point/Use cases | ||
+ | * What dictates the design point? | ||
+ | * Architectural states | ||
+ | * uArch | ||
+ | * How to implement the ISA in the uArch | ||
+ | * Different stages in the uArch | ||
+ | * Clock cycles | ||
+ | * Multi-cycle machine | ||
+ | * Datapath and control logic | ||
+ | * Control signals | ||
+ | * Execution time of instructions/program | ||
+ | * Metrics and what do they means | ||
+ | * Instruction processing | ||
+ | * Fetch | ||
+ | * Decode | ||
+ | * Execute | ||
+ | * Memory fetch | ||
+ | * Writeback | ||
+ | * Encoding and semantics | ||
+ | * Different types of instructions (I-type, R-type, etc.) | ||
+ | * Control flow instructions | ||
+ | * Non-control flow instructions | ||
+ | * Delayed slot/Delayed branch | ||
+ | * Single cycle control logic | ||
+ | * Lockstep | ||
+ | * Critical path analysis | ||
+ | * Critical path of a single cycle processor | ||
+ | * What is in the control signals? | ||
+ | * Combinational logic & Sequential logic | ||
+ | * Control store | ||
+ | * Tradeoffs of a single cycle uarch | ||
+ | * Design principles | ||
+ | * Common case design | ||
+ | * Critical path design | ||
+ | * Balanced designs | ||
+ | * Dynamic power/Static power | ||
+ | * Increases in power due to frequency | ||
+ | |