
18-344: Computer Systems and the Hardware-Software Interface Fall 2023



Course Description

Lecture 8: Cache Replacement Policies and Enhancements

This course covers the design and implementation of computer systems from the perspective of the hardware software interface. The purpose of this course is for students to understand the relationship between the operating system, software, and computer architecture. Students that complete the course will have learned operating system fundamentals, computer architecture fundamentals, compilation to hardware abstractions, and how software actually executes from the perspective of the hardware software/boundary. The course will focus especially on understanding the relationships between software and hardware, and how those relationships influence the design of a computer system's software and hardware. The course will convey these topics through a series of practical, implementation-oriented lab assignments.

Credit: Brandon Lucia

Some details...


- Please submit feedback form AND ping me on slack to let me know that you have submitted and require an extension
- Some stuff that's going well in the course:
 - Lectures + QA format for engagement
 - Grading structure
 - No exams + hands-on learning
 - Slack + TA slack support

• Stuff to improve on:

- More participation in class --- something I've been working on through extra credit
- Better expectations for labs --- was the documentation for lab 1 better than lab 0 ? Attend recitations
- Better recitation structure --- has it been better the past couple of weeks?
- Piazza over slack --- changed
- OHs for each TA --- added
- Course resources are scattered
- Way to anonymously answer Qs in class
- Posting slides before the class
- Canvas?
- Make lectures more audible
- Provide more feedback --- thoughts?
- Follow lower feedback scores with points on how to improve

Write-Allocate: Stores go to cache Write-No-Allocate: Stores do not go to cache

Write Policies - Allocation



Write Policies -Propagation

WB/Mem Fwd

Cont.

Sigs.:

Select

[Ld/St]

Memory


Op.

Addr Reg A

MUX

Unit

Write-Back: Wait until line evicted to writeback Write-Through: Writeback immediately on store





Recall 18x13: Snoopy Caches

Invalid

Shared

Exclusive






Cannot use value


Readable copy

Writeable copy



Set tag to S

Recall 18x13: Typical Multicore Processor




Propagation Policy v. Multicore Cache Coherency

- What is required for a snooping?
- How does propagation policy facilitate or impede this?
- What does this suggest about cache policy by level?


Cache Hierarchy Performance Measurement

Average Memory Access Time (AMAT): Measuring the performance of a memory hierarchy




miss penalty at each level

Average Memory Access Time (AMAT): Measuring the performance of a memory hierarchy



Average Memory Access Time (AMAT): Measuring the performance of a memory hierarchy



L3HitRate x L3AccTime + L3MissRate x (L3MissTime + DRAM Latency)))

Computing the AMAT 1/2/4/23 90% hits

Miss rate = 0.1
Access time = 322ps
(1 cycle @ 3GHz)
Miss time = 305ps

Miss rate = 0.02 Access time = 461ps (2 cycles @ 3GHz) Miss time = 395ps Miss rate = 0.01 Hit time = 1.28ns (4 cycles @ 3GHz) Miss time = 485ps DRAM Latency 7.5ns (CAS latency) (23 cycles @ 3GHz)

0.322ns x 0.9 + 0.1 x (0.305ns + 0.461ns x 0.98 + 0.02 x (0.395ns + 1.28ns x 0.99 + 0.01 x (0.485ns + 7.5ns))) AMAT in Seconds

$$1 \times 0.9 + 0.1 \times (1 + 2 \times 0.98 + 0.02 \times (2 + 4 \times 0.99 + 0.01 \times (2 + 23)))$$
 AMAT in Cycles 23))

Computing the AMAT

Miss rate = 0.1 Access time = 322ps Miss time = 305ps Miss rate = 0.02 Access time = 461ps Miss time = 395ps Miss rate = 0.01 Hit time = 1.28ns Miss time = 485ps

DRAM Latency 7.5ns (CAS latency)

	0.322ns x 0.9 + 0.1 x (0.305ns +	0.461ns x 0.98 + 0.02 x 🗙	Q	1 x 0.9	+ 0.1 x (1 +		2	2 x 0.98 + 0.0	02 x (2 +	×	٩
	🔍 All 🛷 Shopping 🖾 Images 🗉 News 📀 Maps	: More	Tools	Q All	Shopping	🖾 Images	🗉 News	▶ Videos	: More		Tools
	About 0 results (0.52 seconds)			About 5	,550,000 results	s (1.24 seconds	;)				
	$(0.322 \text{ ns } x \ 0.9) + (0.1 \text{ x} ((0.305 \text{ ns}) + (0.461 \text{ ns } x \ 0.98) + (0.02 \text{ x} ((0.395 \text{ ns}) + (1.28 \text{ ns} x \ 0.99) + (0.01 \text{ x} ((0.485 \text{ ns}) + (7.5 \text{ ns})))))) =$			Ð		(1 x 0.9) + ((0.1 x (1 + (2	x 0.98) + (0.02	x (2 + (4 x 0.9	1.20842	
0.3689621 nanoseconds								cycles			

Computing the AMAT – 2/5/10/30 90% hits

Miss rate = 0.1 Access time = 2 cycles Miss time = 2 cycles Miss rate = 0.02 Access time = 5 cycles Miss time = 5 cycles Miss rate = 0.01 Hit time = 10 cycles Miss time = 10 cycles DRAM Latency 30 cycles

2 x 0.9 + 0.1 x (2 +

5 x 0.98 + 0.02 x (5 +

AMAT in cycles

10 x 0.99 + 0.01 x (10 +

30))) = 2.52 cycles = **3 cycles**

Computing the AMAT – 2/5/10/30 80% hits

Miss rate = 0.2 Access time = 2 cycles Miss time = 2 cycles Miss rate = 0.02 Access time = 5 cycles Miss time = 5 cycles Miss rate = 0.01 Hit time = 10 cycles Miss time = 10 cycles DRAM Latency 30 cycles

2 x 0.8 + 0.2 x (2 +

5 x 0.98 + 0.02 x (5 +

AMAT in cycles

10 x 0.99 + 0.01 x (10 +

30))) = 3.04 cycles = 4 cycles = 2 x L1 latency!

The ABCs of Optimizing a Cache


Associativity vs. Block Size vs Cache Size

Many complex inter-dependent factors determine cache performance

- Associativity
- Block Size
- Cache Size
- Replacement Policy
- Write allocation policy
- Write propagation policy


Best option depends on workload!


 Factors will sometimes work against one another, where improving degrades another. (we will study this next week)





Replacement Policies


Replacement Policies




















Advantage: Simple to implement and understand




Advantage: Simple to implement and understand




Advantage: Simple to implement and understand



Advantage: Simple to implement and understand




Advantage: Simple to implement and understand




Advantage: Simple to implement and understand

Minimum Number of Misses?




What is the best replacement strategy to minimize misses & why?

Minimum Number of Misses?




When are we going to re-use cached data?




Replacement decisions must be informed by the next **reuse** of a block of data. **Think: what is an optimal policy? How far in the future is something going to be used again?**

When are we going to re-use cached data?



What defines optimality for a cache replacement algorithm?

Belady's MIN Algorithm for Optimal Replacement








"What defines optimality for a cache replacement algorithm?" Evict the cached element that will be used furthest in the future.





Belady's MIN Algorithm for Optimal Replacement











```
findBlockMIN() {
    0://init reuse distances
    1: for each block in cache, b:
    2: RD[b] = 0; RD done[b] = false;
    3://look forward in the execution trace
    4: for each access, a, forward in execution trace:
    5://increment reuse distance for each block not already seen
    6:
         for each block in cache, b:
    7:
              if RD done[b] == false:
                  RD[b]++;
    8:
    9:
         RD done[a.block] = true
   10://MIN finds the block with maximum RD
   11:return argmax(b,RD[b])
```

MIN results in the MINimum number of replacements in a cache for an execution trace.


```
findBlockMIN() {
    0://init reuse distances
    1: for each block in cache, b:
    2: RD[b] = 0; RD done[b] = false;
    3://look forward in the execution trace
    4: for each access, a, forward in execution trace:
    5://increment reuse distance for each block not already seen
    6:
         for each block in cache, b:
    7:
              if RD done[b] == false:
    8:
                  RD[b]++;
    9:
         RD done[a.block] = true
   10://MIN finds the block with maximum RD
   11:return argmax(b,RD[b])
```

See any limitations of the MIN algorithm for cache replacement?


```
findBlockMIN() {
    0://init reuse distances
    1: for each block in cache, b:
    2: RD[b] = 0; RD done[b] = false;
    3://look forward in the execution trace
    4: for each access, a, forward in execution trace:
    5://increment reuse distance for each block not already seen
    6: for each block in cache, b:
    7:
              if RD done[b] == false:
    8:
                 RD[b]++;
    9:
         RD done[a.block] = true
   10://MIN finds the block with maximum RD
   11:return argmax(b,RD[b])
```

Need omniscient future knowledge of the execution trace of your program! MIN is optimal, but not practically implementable

Practical Replacement Algorithms




Least-Recently Used (LRU) Replacement



Least-Recently Used (LRU) Replacement


Evict the block that was used the furthest in the execution's past



If a block was not used recently, it will not be used again soon

Least-Recently Used (LRU) Replacement

Evict the block that was used the furthest in the execution's past



If a block was not used recently, it will not be used again soon

(Naïve) LRU Algorithm & Implementability

```
accessCacheLRU(access a){
  for each block in cache, b:
    if b != a.block:
       LRU_Age[b]++
  LRU_Age[b] = 0
}
```

```
findBlockLRU() {
   return argmax(b,LRU_Age)
}
```

Implementability and limitations of LRU?


(Naïve) LRU Algorithm & Implementability

```
accessCacheLRU(access a){
  for each block in cache, b:
    if b != a.block:
      LRU_Age[b]++
  LRU_Age[b] = 0
}
findBlockLRU(){
  return argmax(b,LRU_Age)
```

Implementability! Does not require unknowable information about future of execution Limitation! Requires accessing metadata for *every* block on each access to *any* block. Time & energy cost to update ages. Area & power cost to store age values. *Does not scale beyond about 4 way set associativity.*

Bit-Pseudo-Least-Recently Used (Bit-PLRU)


Evict a block that was definitely not most recently used



Set MRU bit when block is used (most recently), clear all MRU bits when all MRU bits are set, evict the left-most block with unset MRU bit

Bit-Pseudo-Least-Recently Used (Bit-PLRU)


Evict a block that was definitely not most recently used



Set MRU bit when block is used (most recently), clear all MRU bits when all MRU bits are set, evict the left-most block with unset MRU bit

Bit-Pseudo-Least-Recently Used (Bit-PLRU)

Evict a block that was definitely not most recently used



Bit-PLRU is a decent approximation of LRU

Bit-PLRU Algorithm & Implementability

```
accessCachePLRU(access a) {
    MRU_Bit[a.block] = 1
    if ++MRU_BitSum == setSize:
        for each block in cache, b:
            MRU_Bit[b] = 0
        MRU_BitSum = 0
}
```

```
findBlockLRU() {
  for i in 0..setSize:
    if !MRU_Bit[i]:
      return block(i);
}
```

Implementability and limitations of Bit-PLRU?

Bit-PLRU Algorithm & Implementability


```
accessCachePLRU(access a) {
    MRU_Bit[a.block] = 1
    if ++MRU_BitSum == setSize:
        for each block in cache, b:
            MRU_Bit[b] = 0
        MRU_BitSum = 0
}
findBlockLRU() {
```

```
for i in 0..setSize:
    if !MRU_Bit[i]:
        return block(i);
}
```

Implementability! No future knowledge, 1 bit/block overhead, block-local metadata updates on access (no O(n) aging operation)

Limitation! Approximates LRU, which approximates MIN by guessing based on history...

Replacement Policies – Performance & Complexity Cost/Benefit Analysis



RR: log(set size) bits per set to track next to evict, no action on access

Bit-PLRU: 1 MRU bit per block + log(set size) bits per set (or equivalent logic) to detect all set, Clear bits on access if all bits set

LRU: 1 age per block + logic to track max. Update (set size - 1) ages on any access

MIN: unimplementable, requires future knowledge of execution trace.

More cache-related optimizations

	Way 0	Way 1	Way 2	Way 3
L3\$				
Set 0	Line			
Set 1				
Set 2				
Set 3				

Recall a Set Associative Caches

L3\$	Way 0	Way 1	Way 2	Way 3
	Line			
Set 0	Line			
Set 1				
Set 2				
Set 3				

What type of miss can be addressed by cache design?

- Cold?
- Capacity?
- Conflict?


What can we do to address those misses without doing the impractical:

- Increasing cache size significantly(costly)
- Increasing associativity (slower)

Address the most glaring misses caused by partitioning, i.e. conflict misses

• But how?

Miss Cache




Set associative Probably write-through (Why?)

Just a few lines, i.e. 2 – 4, but fully associative

The most recent few reads brought into L1 from L2 also hang out for a very short time in the "Miss Cache" which is fully associative. L1 misses that is satisfied by the "Miss Cache" very low penalty.


Miss Cache




But, most of the time, the miss cache stores values that are already stored in the L1 cache, as they were just read into both L1 and the miss cache from the L2 cache, which is a waste of space.

What can we do about that?


Victim Caches/Buffers



Victim Caches/Buffers




Victim Caches/Buffers



Block evicted from cache goes into (usually fully associative, small) victim buffer.


On next access, "victim" can be re-cached without going down the hierarchy.

What problem does a victim cache solve?



Victim Cache


Miss Caching vs Victim Caching



Norman P. Jouppi. 1990. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. SIGARCH Computer Architecture News 18(3):388-397.


- Victim Caches better than Miss Caches
- But, butter for d-Caches than i-Caches. Why? (Think about locality and distance)

Stream Buffer




Benefits i-caches Upon miss, prefetch next n instructions Gets back ahead after jumps

Non-blocking Writes & Write Buffering




What are key challenges associated with a write buffer?

Non-blocking Writes & Write Buffering




Non-temporal/Streaming Stores



When would you use a non-temporal store instruction?

Non-temporal/Streaming Stores



Data streaming, accesses that are sure to have *no locality*

Not in RISCV (yet)!


RISCV Specification:

"RV32I reserves a large encoding space for HINT instructions, which are usually used to communicate performance hints to the microarchitecture. HINTs are encoded as integer computational instructions with rd=x0. Hence, like the NOP instruction, HINTs do not change any architecturally visible state, except for advancing the pc and any applicable performance counters. Implementations are always allowed to ignore the encoded hints." No standard hints are presently defined (except the privileged WFI instruction which uses a separately reserved encoding). We anticipate standard hints to eventually include memory-system spatial and temporal locality hints, branch prediction hints, thread-scheduling hints, security tags, and instrumentation flags for simulation/emulation.

Instruction	Constraints	Code Points	Purpose	
LUI	rd=x0	2^{20}		
AUIPC	rd=x0	2^{20}		
ADDI	$rd = \mathbf{x}0$, and either $rs1 \neq \mathbf{x}0$ or $imm \neq 0$	$2^{17} - 1$		
ANDI	rd=x0	2^{17}		
ORI	rd=x0	2^{17}	Reserved for future standard use	
XORI	rd=x0	2^{17}		
ADD	rd=x0	2^{10}		
SUB	<i>rd</i> =x0	2^{10}		
AND	rd=x0	2^{10}		
OR	rd=x0	2^{10}	-	
XOR	rd=x0	2^{10}		
SLL	rd=x0	2^{10}		
SRL	rd=x0	2^{10}		
SRA	<i>rd</i> =x0	2^{10}		
SLTI	rd=x0	217		
SLTIU	rd=x0	217		
SLLI	rd=x0	2 ¹⁰		
SRLI	rd=x0	2 ¹⁰	Reserved for custom use	
SRAI	rd=x0	2 ¹⁰	Service in a constant of a constant of a constant of the co	
SLT	rd=x0	2 ¹⁰		
SLTU	rd=x0	2^{10}		


Table 2.3: RV32I HINT instructions.

Scratchpad Memories




explicit, scratch-pad-private physical memory space

Scratchpad Memories



everything transparent to software and automatic???

Scratchpad Memories



Software control is as good (or bad) as the programmer.

What did we just learn?

- Replacement is a one of the key dimensions of cache design
- Different replacement algorithms present different design trade offs
- Optimal replacement is infeasible, practical replacement is non-optimal
- Many microarchitectural and architectural choices make up a memory hierarchy and the architect and programmer need to share information

What to think about next?

- Performance Evaluation (next time)
 - Design spaces, Pareto Frontiers, and design space exploration
- Miscellaneous (micro)architectural tricks & optimizations (future)
 - Vector processors, SIMD/SIMT, dataflow