#### 18-344: Computer Systems and the Hardware-Software Interface Fall 2023



#### **Course Description**

#### **Lecture 5: Pipelines and Hazards**

This course covers the design and implementation of computer systems from the perspective of the hardware software interface. The purpose of this course is for students to understand the relationship between the operating system, software, and computer architecture. Students that complete the course will have learned operating system fundamentals, computer architecture fundamentals, compilation to hardware abstractions, and how software actually executes from the perspective of the hardware software/boundary. The course will focus especially on understanding the relationships between software and hardware, and how those relationships influence the design of a computer system's software and hardware. The course will convey these topics through a series of practical, implementation-oriented lab assignments. **Credit: Brandon Lucia**

#### Pipelined Microarchitectural Implementation

- Pipelining for Instruction-Level Parallelism (ILP)
- Pipelined microarchitecture design sketch
- Control hazards
- Branch prediction for dealing with control hazards







#### **To be washed**





**Private Laundry Room Model: only one person at a time allowed in laundry room**



#### **To be washed**

 $000<sub>1</sub>$ 





**To be washed**

-00  $000$ 1က

**Done being washed**





**To be washed**

-00  $000$ 





**To be washed**

-00  $000$  **Done being washed**





**To be washed**









**To be washed**





**Done being washed**





**To be washed**

 $\overline{\bullet}$   $\overline{\bullet}$   $\overline{\bullet}$   $\overline{\bullet}$ 





**Done being washed**





**To be washed**





**Time = 7**

**Done being washed**





**To be washed**



**Done being washed**









**To be washed**



**Done being washed**





**Time = 9**



**To be washed**



**Done being washed**





**Time = 10**



**To be washed**



**Done being washed**





**Time = 11**



**To be washed**

![](_page_16_Figure_3.jpeg)

**Done being washed**

![](_page_16_Figure_5.jpeg)

![](_page_16_Figure_6.jpeg)

**Time = 12**

![](_page_17_Picture_1.jpeg)

![](_page_17_Picture_3.jpeg)

**To be washed Done being washed**

![](_page_17_Figure_5.jpeg)

![](_page_17_Picture_6.jpeg)

**Analysis: With 3 resources( , , ) and 3 units of work ( , , ) our laundry took 12 units of time**

![](_page_18_Figure_1.jpeg)

**Analysis: With 3 resources( , , ) and 3 units of work ( , , ) our laundry took 12 units of time**

![](_page_18_Picture_3.jpeg)

#### **12 units of time?**

Why 12 units of time vs 9 units of time overall?

Why 4 units of time per load vs 3 units of time?

- Processors and their workings are triggered devices.
- It takes 4 triggers for the dirty laundry pile to be washed, dried, folded, and available.

![](_page_19_Picture_1.jpeg)

**To be washed**

![](_page_19_Figure_3.jpeg)

**Done being washed**

#### **Let's redesign our laundry room to make it more efficient**

![](_page_20_Picture_1.jpeg)

#### **To be washed**

![](_page_20_Picture_4.jpeg)

**Shared Laundry Room: single laundry task uses single machine at a time, not entire room. Multiple roommates allowed in at once.**

![](_page_21_Picture_1.jpeg)

**To be washed**

![](_page_21_Figure_4.jpeg)

![](_page_21_Figure_5.jpeg)

![](_page_22_Picture_1.jpeg)

**To be washed**

Ð €  $-00$  $\overline{\bullet \bullet \bullet}$ 

![](_page_22_Figure_4.jpeg)

![](_page_22_Figure_5.jpeg)

![](_page_23_Picture_1.jpeg)

**To be washed**

![](_page_23_Figure_3.jpeg)

**Done being washed**

![](_page_23_Figure_5.jpeg)

![](_page_24_Picture_1.jpeg)

**To be washed**

![](_page_24_Figure_3.jpeg)

**Done being washed**

![](_page_24_Picture_5.jpeg)

![](_page_24_Figure_6.jpeg)

![](_page_25_Picture_1.jpeg)

**To be washed**

![](_page_25_Figure_3.jpeg)

**Done being washed**

![](_page_25_Picture_5.jpeg)

![](_page_25_Picture_6.jpeg)

**Time = 5**

![](_page_26_Picture_1.jpeg)

-00  $000$ 

**To be washed Done being washed**

![](_page_26_Picture_5.jpeg)

![](_page_26_Picture_6.jpeg)

![](_page_26_Picture_7.jpeg)

**Analysis: With 3 resources( , , ) and 3 units of work ( , , ) our laundry took 6 units of time**

**General observations about private laundry room model vs. shared laundry room model?**

![](_page_27_Figure_3.jpeg)

![](_page_27_Picture_4.jpeg)

![](_page_27_Figure_5.jpeg)

![](_page_28_Figure_0.jpeg)

**General observations about private laundry room model vs. shared laundry room model?**

- Using machines *in parallel* in the shared laundry model
- At time step 3 ("steady state") all machines are active
- Private model: always leaving 2/3 of laundry machines idle, despite laundry yet to wash!

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

**Shared Laundry Room: single laundry task uses single machine at a time, not entire room. Multiple roommates allowed in at once.**

- If you could make washing take only 15 minutes what would be the impact upon throughput?
- Art attribution: Andrejs Kirma from the Noun Project Koson Rattanaphan from the Noun Project, Symbolon from the Noun Project **Artistanaphan** from the Noun Project, Symbolon from the Noun Project **Profect being a c** • What if you could make ironing take only 10 minutes?
	- What if you could make drying take 45 minutes? Why is that different?
	- *Hint: What (stage) limits the throughput? Why?*

#### Let's do some grouping together of functionality

![](_page_30_Figure_1.jpeg)

#### Let's do some grouping together of functionality

![](_page_31_Figure_1.jpeg)

#### Let's do some grouping together of functionality

![](_page_32_Figure_1.jpeg)

#### A Simple 5-Stage Pipelined Processor Datapath

![](_page_33_Figure_1.jpeg)

#### What about an alternative decomposition?

![](_page_34_Figure_1.jpeg)

4-stage? Pro / con?

![](_page_35_Figure_1.jpeg)
# What does ALU op do in Mem? Memop in EX?



## Cost of pipelining: Need to *register*state between pipeline stages



## Cost of pipelining: Need to *register*state between pipeline stages



















sw x0 (x13) lw x12 (x15) add x7 x8 x9



sub x6 x5 x4 sw x0 (x13) lw x12 (x15) add x7 x8 x9













#### Key Idea:Pipelining unlocks *Instruction Level Parallelism (ILP)* one of the great ideas in computer architecture **Practical Implications of adding ILP to the system?**

# Pipeline Diagram Illustrates Parallelism



# Pipeline Diagram Illustrates Parallelism



# Pipeline Diagram Illustrates Parallelism



# Pipeline Diagram: Single Cycle Design







What gives? IPC is 1 for both and each instruction's*latency* is still 5ns.



**\* 15 here due to pipeline filling**

What gives? IPC is 1 in both cases!

**Key Idea:** Pipelined *Instruction Throughput* is higher.

**Shorter clock period + parallelism = 1 completed instruction per ns** 

**even though** *each* **instruction takes 5ns to complete**

### Iron Law of Computer Performance

instructions / program x cycles / x instruction seconds / cycle

### Iron Law of Computer Performance

instructions / program x cycles / x instruction seconds / cycle

> **Question: what term does pipelining optimize? how else might we approach optimization in light of this performance expression?**

## Pipelining Code Example

p = 0xabc;  $x = y - z$  $m = *p;$  $t = x + w;$ 

sub x6 x5 x4 lw x16 0xabc add x12 x6 x14

#### **What is interesting about this short program?**

## Pipelining Code Example

$$
\begin{array}{ll}\n\text{sub} & x6 \times 5 \times 4 \\
\text{lw} & x16 \text{0} \times \text{abc} \\
\text{add} & x12 \times 6 \times 14\n\end{array}
$$

#### **What happens to x6 as we execute this code?**

sub x6 x5 x4



lw x16 0xabc sub x6 x5 x4





#### **Read-After-Write (RAW) Hazard:**

**Input register does not contain updated data during register read cycle due to yet-to-be-completed register writeback from older instruction**

#### sub x6 x5 x4 lw x16 0xabc sub x8 x16 x4 add x12 x6 x14 lw x16 0xabc lw x6 0xabc add x16 x6 x14 sub x6 x5 x4 add x12 x6 x14

**Read-After-Write (RAW) Write-After-Read (WAR)**

**Write-After-Write (WAW)**

*Only Read-After-Write (RAW) hazards are possible in our simple pipeline*

lw x6 0xabc sub x6 x5 x4 add x12 x6 x14

**Write-After-Write (WAW)**

lw x6 0xabc



lw x6 0xabc sub x6 x5 x4 add x12 x6 x14



lw x6 0xabc sub x6 x5 x4 add x12 x6 x14



lw x6 0xabc sub x6 x5 x4 add x12 x6 x14



lw x6 0xabc sub x6 x5 x4 add x12 x6 x14





lw x6 0xabc sub x6 x5 x4 add x12 x6 x14

#### **Write-After-Write (WAW)**

#### **Multi-cycle latency memory op**

lw x6 0xabc lw x6 0xabc lw x6 0xabc



#### **Non-mem-op, single memory cycle**

Earlier  $\text{Iw}$  instruction finishes after later sub instruction. Both write  $x6$ . Wrong final value in  $x6$ . **Explicitly handled with logic to maintain ordering in processors that allow this behavior (not our datapath)**
# Types of Data Hazards

sub x8 x16 x4 add  $x16$   $x6$   $x14$ lw x11 0xabc

**Write-After-Read (WAR)**

#### **Stalled at decode/reg. read (why? wait a few lectures & more in 447)**



**Completes quickly and writes reg.**

**Later add instruction writes x16 before earlier sub instruction reads x16. sub sees wrong value!**

#### What can we do about these data hazards?

sub x6 x5 x4 lw x16 0xabc sub x8 x16 x4 add x12 x6 x14 lw x16 0xabc lw x6 0xabc add x16 x6 x14 sub x6 x5 x4 add x12 x6 x14

**Read-After-Write (RAW) Write-After-Read (WAR)**

**Write-After-Write (WAW)**

*Only Read-After-Write (RAW) hazards are possible in our simple pipeline*



#### **Read-After-Write (RAW) Hazard:**

**Input register does not contain updated data during register read cycle due to yet-to-be-completed register writeback from older instruction**

add x12 x6 x14 sub x6 x5 x4



add x12 x6 x14 sub x6 x5 x4











add x12 x6 x14



#### How do we avoid the stall cycles?



add x12 x6 x14 sub x6 x5 x4



**Value of x6 is available after** sub **Executes We can** *forward* **the value to the add!**

### Forwarding to avoid a pipeline RAW Hazard

#### **Value of x6 is available from Execute!**

**Fetch Decode Execute Memory Register Write-Back** add x12 x6 x14 sub x6 x5 x4  $"x6"$ 

> **We can** *forward* **the value in the EX/MEM pipeline register from the sub back to Execute to act as the input operand for the add**

## Forwarding to avoid a pipeline RAW Hazard

#### **Can also forward if there are intervening instructions**



**We can** *forward* **the value in the MEM/WB pipeline register from the sub back to Execute to act as the input operand for the add (going around the unrelated operation in the memory stage)**

### Pipeline Can Forward Between Different Stages

lw x6 0xabc add x12 x6 x14



**We can** *forward* **the value in Memory's pipeline register from the lw back to Execute's input for the add**

**(Still requires stalling…)**

# Adding Forwarding Support



## Question: What is time in a pipelined system?



What if one of our instructions were to throw an exception (e.g., illegal instruction in decode or page fault on a memop)?

# Exception Handling



What if one of our instructions were to throw an exception (e.g., illegal instruction in decode or page fault on a memop)?

# Exception Handling



Basic Exception Idea: Nuke everything that started after the current instruction, finish everything that started before the current instruction, jump to exception handler

# Exception Handling



Basic Exception Idea: Nuke everything that started after the current instruction, finish everything that started before the current instruction, jump to exception handler, no new insns

## What did we just learn?

- Basics of pipelining as a first technique for Instruction-level parallelism
- Datapath decomposition to support pipelined execution
- Hazards and their impediment to pipelined execution
- Forwarding in the pipeline to avoid stalling on data hazards

## What to think about next?

- More microarchitectural concepts (next time)
	- Control hazards & branch prediction
- Caches as a microarchitectural optimization (next time)
	- Implementation of cache hierarchies
	- Cache design tradeoffs
- Performance Evaluation (next next time)
	- Design spaces, Pareto Frontiers, and design space exploration