18-344: Computer Systems and the Hardware-Software Interface Fall 2023



Course Description

Lecture 4: ISAs: The RISC-V ISA

This course covers the design and implementation of computer systems from the perspective of the hardware software interface. The purpose of this course is for students to understand the relationship between the operating system, software, and computer architecture. Students that complete the course will have learned operating system fundamentals, computer architecture fundamentals, compilation to hardware abstractions, and how software actually executes from the perspective of the hardware software/boundary. The course will focus especially on understanding the relationships between software and hardware, and how those relationships influence the design of a computer system's software and hardware. The course will convey these topics through a series of practical, implementation-oriented lab assignments. **Credit: Brandon Lucia**

What is a Computer Architecture?

- Building up to our first architecture
- Defining the ISA: Architecture vs. Microarchitecture
- RISC vs. CISC ISAs
- RISCV ISA

Recap: What is a Computer Architecture?

- Building up to our first architecture
- Defining the ISA: Architecture vs. Microarchitecture
- RISC vs. CISC ISAs
- RISCV ISA

Basic Architecture: State + processing elements



Building up to our first architecture: ALU



A "single-cycle" design



Clock

Where is the HW/SW Interface?



Big Idea: Instruction Bits are Control Signals



Architecture vs. Microarchitecture

The ISA defines the **architecture** of the machine



A **microarchitecture** implements the features of the architecture



Architecture vs. Microarchitecture

For a given architecture there are **many** perfectly good microarchitectural implementations

Architecture:

Sequentially-numbered, general-purpose registers



Register-register ALU ops, registers numbering 0-4

One ALU containing an adder; multiply w/ iterated addition, physical register file with registers numbering 0-4

Microarchitecture:

Two SRAM banks storing regs based on parity

ISA Design and Diving into RISCV-RV32I

- What makes an ISA?
- The basics of the RISCV-RV32I ISA
 - A modern ISA engineered with clear goals from first principles
- More microarchitectural concepts
 - Control hazards & branch prediction
 - Pipelining our microarchitecture & instruction-level parallelism

What should go in the ISA?

arm

Reduced Instruction Set Computer

Simple primitives: Let software compose complex operations

Register operands: Decouple functionality from memory accesses

Few total operations: Usually only one way to do something

Complex Instruction Set Computer

Simple & complex operations: Hardware provides complex functionality

Many operations: Often several ways to do the same thing

Register and memory operands: Operations may directly manipulate memory



What should go in the ISA?

Reduced Instruction Set Computer

Simple primitives: Let software compose complex operations

Register operands: Decouple functionality from memory accesses

Few total operations: Usually only one way to do something

rd = M[imm] rd = M[reg] rd = M[reg + imm] rd = M[PC + imm]

Few cases to map to control signals in microarchitecture

:eg]

ol signals Man

Complex Instruction Set Computer

Simple & complex operations: Hardware must support complex functionality

Many operations: Often several ways to do the same thing

Register and memory operands:

Operations may directly manipulate memory



D(Rb,Ri,S)

Plus all of these combinations Mem[Reg[Rb]+S*Reg[Ri]+ D]

What should go in the ISA?

Reduced Instruction Set Computer

Simple primitives: Let software compose complex operations

Register operands: Decouple functionality from memory accesses

Few total operations: Usually only one way to do something

Complex Instruction Set Computer

Simple & complex operations: Hardware must support complex functionality

Register and memory operands: Operations may directly manipulate memory

Many operations: Often several ways to do the same thing

What are the pros and cons of each?

How does RISC vs. CISC affect the microarchitecture, compiler, program, programmer?

Principles of ISA Design

General Principles

Regularity – "Law of least astonishment" Orthogonality – keep separable concerns separate Composability – regular, orthogonal ops combine easily

Specific Principles

One vs. All – precisely one way to do it, or all ways should be possible Primitives, not solutions – solve by coding, compiling, & synthesizing

"Blatant opinions" (matters of taste)

Addressing – not limited to simple arrays, etc. Environment Support – exceptions, processes, debugging, etc Deviations – deviate from these rules only in implementation-specific ways

An examination of the relation between architecture and compiler design leads to several principles which can simplify compilers and improve the object code they produce. Compilers and Computer Architecture William A. Wulf **Carnegie-Mellon University** The interactions between the design of a computer's simplify com instruction set and the design of compilers that generate programs the code for that computer have serious implications for are absolutel

ever, they lead

overall computational cost and efficiency. This article,

which investigates those interactions, should ideally be people have a

Designing irregular structures at the chip level is very expensive. Some architectures have provided direct implementations of high-level concepts. In many cases these turn out to be more trouble than they are worth.

RISCV ISA

- We will learn about ISA design by learning about RISCV
- Modern, full-featured RISC ISA
- Developed in the last decade at UC Berkeley
 - The fifth in a sequence of RISC ISAs originating in the 80s
 - <u>https://riscv.org/technical/specifications/</u>
 - The RISC-V Instruction Set Manual, Volume I: BaseUser-Level ISA, Waterman et al, 2011
- Goals
 - Open-source
 - Free
 - Simple, but full-featured; avoids "over-architecting" for a particular uArch style (FPGA, ASIC,...)
 - Extensible through extension specifications and variants
 - Support heterogeneous & parallel systems efficiently
 - Support 32- and 64-bit variants efficiently
 - Fully virtualizable
 - Supports (but does not require) IEEE 754 Floating Point



		Base	Version	Status
	RVWMO	2.0	Ratified	
DICCV/Variante Q automaian	RV32I	2.1	Ratified	
RISCV Variants & extension	IS	$\mathbf{RV64I}$	2.1	Ratified
		RV32E	1.9	Draft
		RV128I	1.7	Draft
• DV/221 8. DV/6/11 are bace integer ISA versi	ionc	Extension	Version	Status
* NV 521 & NV 041 die Dase integer 15A versi		\mathbf{M}	2.0	Ratified
• M – Support for HW Multiply & Divide		\mathbf{A}	2.1	Ratified
	Basic Operations	\mathbf{F}	2.2	Ratified
• F – Support for single-precision Float		D	2.2	Ratified
		\mathbf{Q}	2.2	Ratified
 D – Support for double-precision Float 		\mathbf{C}	2.0	Ratified
		Counters	2.0	Draft
• Q – Support for quad-precision Float	Floating Point		0.0	Draft
• A – Support for Atomic instructions		B	0.0	Draft
		J	0.0	Draft
RVWMO – Memory Consistency Model	Concurrency		0.0	Draft
	concurrency		0.2	Draft
 L,B,J,T,P,V – Extra weird stuff (read the sp 		0.7	Draft	
	Zicsr	2.0	Ratified	
		Zifencei	2.0	Ratified
		Zam	0.1	Draft
		Ztso	0.1	Frozen

RISCV Variants & extensions

- RV32I & RV64I are base integer ISA versions
- XLEN: how many bits in a register?
- Memory: 2[^]XLEN bytes
- Word: 4B, Doubleword: 8B, Halfword: 2B

32-bit instructions in base encoding



Base	Version	Status
RVWMO	2.0	Ratified
RV32I	2.1	Ratified
$\mathbf{RV64I}$	2.1	Ratified
RV32E	1.9	Draft
RV128I	1.7	Draft
Extension	Version	Status
\mathbf{M}	2.0	Ratified
\mathbf{A}	2.1	Ratified
\mathbf{F}	2.2	Ratified
D	2.2	Ratified
\mathbf{Q}	2.2	Ratified
\mathbf{C}	2.0	Ratified
Counters	2.0	Draft
L	0.0	Draft
B	0.0	Draft
J	0.0	Draft
T	0.0	Draft
P	0.2	Draft
V	0.7	Draft
\mathbf{Zicsr}	2.0	Ratified
Zifencei	2.0	Ratified
Zam	0.1	Draft
Ztso	0.1	Frozen

- 32 Registers x0-x31 + PC register
- x0 is always zero
- x1 is the return address (by convention)
- x2 is the stack pointer (by convention)
- x5 is used as an "alternate link" register (by convention)
 - E.g., Implementing exceptions / long jumps in software
- (Micro)architectural implications of this ISA choice?

XLEN-1	0
x0 / zero	
x1	
x2	
x3	
x4	
x5	
x6	
x7	
x8	
x9	
x10	
x11	
x12	
x13	
x14	
x15	
x16	
x17	
x18	
x19	
x20	
x21	
x22	
x23	
x24	
x25	
x26	
x27	
x28	
x29	
x30	
x31	
XLEN	
XLEN-1	0
рс	
XLEN	

- 32 Registers x0-x31 + PC register
- x0 is always zero
- x1 is the return address (by convention)
- x2 is the stack pointer (by convention)
- x5 is used as an "alternate link" register (by convention)
 - E.g., Implementing exceptions / long jumps in software
- (Micro)architectural implications of this ISA choice?
 - Why not 16 registers? [RV32-E has 16 regs; why?]
 - Why not 16-bit instructions?
 - Power / Energy?
 - Compilation & optimization?

XLEN-1	0
x0 / zero	
x1	
x2	
x3	
x4	
x5	
x6	
x7	
x8	
x9	
x10	
x11	
x12	
x13	
x14	
x15	
x16	
x17	
x18	
x19	
x20	
x21	
x22	
x23	
x24	
x25	
x26	
x27	
x28	
x29	
x30	
x31	
XLEN	
XLEN-1	0
pc	
XLEN	

Exercise: What about variable insn/reg size?

- What defines instruction size? Why? What defines register size? Why?
- Can we support multiple instruction sizes? Why would we support multiple sizes?
- How to support different sizes? Benefits & drawbacks?

Exercise: What about variable insn/reg size?

- What defines instruction size? Why? What defines register size? Why?
 - ISA defines insn size. Lacking extensions, RV32I & RV64I both 32-bit insn
 - ISA variant defines reg size. Programmer must know, datapath must implement; must be ISA-level spec.
- Can we support multiple instruction sizes? Why would we support multiple sizes?
 - Can we? Yes. Why? Code size optimization, longer constant immediates, longer jumps
- How to support different sizes? Benefits & drawbacks?
 - Two options. Option 1: RVC (riscv-compressed) 16-bit ops blowup at decode into 32bit ones. Code size optimization. Longer jumps possible.
 - Option 2: steal some ISA bits to indicate variable width: 11 for 32, 011111 for 48, 0111111 for 64
 - Costs? Increased decode complexity. Need to figure out how big instruction word is and where important signals are in the instruction word based on size.

- Four base instruction encoding formats
 - R(egister), I(mmediate), S(tore), U(pper Immediate)
 - Mnemonics are non-binding and formats get flexibly used

31	$25\ 24$	$20 \ 19$	15 14	$12 \ 11$	7 6	0
funct7	rs2	rs1	l func	rd rd	opcode	e R-type
imm	[11:0]	rs1	func	rd rd	opcode	e I-type
$\operatorname{imm}[11:5]$	rs2	rs1	func	$t3 \mid imm[4:$	0] opcode	e S-type
	imm[3	[31:12]		rd	opcode	e U-type

- Four base instruction encoding formats
 - R(egister), I(mmediate), S(tore), U(pper Immediate)
 - Mnemonics are non-binding and formats get flexibly used

31	25 24	20 19 1	$5 \ 14 \ 12$	11 7	7 6 0	
$\mathrm{funct}7$	rs2	rs1	funct3	rd	opcode	R-type

R-Type: 2 register input operands, 1 register output operand, opcode type, and function selection bits

- Four base instruction encoding formats
 - R(egister), I(mmediate), S(tore), U(pper Immediate)
 - Mnemonics are non-binding and formats get flexibly used

31	$25 \ 24 \ 20$) 19 15	14 12	11 7	6 0	
		_				_
in	nm[11:0]	rs1	funct3	rd	opcode	I-type

I-Type: 1 register input operands, 1 immediate input operand, 1 register output operand, opcode type, and function selection bits

- Four base instruction encoding formats
 - R(egister), I(mmediate), S(tore), U(pper Immediate)
 - Mnemonics are non-binding and formats get flexibly used

31	25	6 24 20) 19 13	5 14	12 11	7 6	0		
S-Type: 2 register input operands, 1 immediate input operand, [0 output operands] ,									
		(Dpcode type, and	function se	lection bits				
in	nm[11:5]	rs2	rs1	funct3	8 imm[4:0]	opcode	S-type		

- Four base instruction encoding formats
 - R(egister), I(mmediate), S(tore), U(pper immediate)
 - Mnemonics are non-binding and formats get flexibly used

31	$25\ 24$	20 19	15 14	$12 \ 11$	76	0	
	U-Type: 1 imme	ediate input opera	and, 1 register o	utput operand,	opcode selection	bits	

Example: R-type Arithmetic Operations RV32I encoding https://metalcode.eu/2019-12-06-rv32i.html

[31:25] 7	[24:20] 5	[19:15] 5	[14:12] 3	[11:7] 5	[6:0] 7
function 7	source 2	source 1	function 3	destination	opcode
000000	xR	xL	000 : ADD	xD	0110011 : OP
010000	xR	xL	000 : SUB	хD	0110011 : OP
000000	xR	xL	001 : SLL	хD	0110011 : OP
000000	xR	xL	010 : SLT	хD	0110011 : OP
000000	xR	xL	011 : SLTU	хD	0110011 : OP
000000	xR	xL	100 : XOR	хD	0110011 : OP
000000	xR	xL	101 : SRL	хD	0110011 : OP
0100000	xR	xL	101 : SRA	хD	0110011 : OP
000000	xR	xL	110 : OR	xD	0110011 : OP
000000	xR	xL	111 : AND	хD	0110011:OP

OP

0000000	00101	00110	000	00111	0110011
---------	-------	-------	-----	-------	---------

Example: R-type Arithmetic Operations RV321 encoding

[11:7] [31:25] [24:20] [14:12] [6:0] [19:15] 7 5 5 3 5 7 function 7 function 3 source 2 source 1 destination opcode 0000000 000 : ADD 0110011:OP xR xL хD 0100000 xR хL 000 : SUB хD 0110011:OP 001:SLL 0110011:OP 0000000 xR xL хD 0000000 xR хL 010:SLT хD 0110011:0P 0000000 0110011:OP xR хL 011: SLTU хD 0000000 xR 100 : XOR хD 0110011:OP хL 0000000 xR хL 101: SRL хD 0110011:OP 0100000 101: SRA 0110011:0P xR xL хD xR хD 0000000 xL 110:OR 0110011:OP 0000000 хD 0110011:OP xR хL 111: AND

Func 7 = 0	reg x5	reg x6	ADD	reg x7	OP
0000000	00101	00110	000	00111	0110011

x7 = x5 + x6

Example: R-type Arithmetic Operations RV321 encoding

https://metalcode.eu/2019-12-06-rv32i.html

[31:25]	[24:20]	[19:15]	[14:12]	[11:7]	[6:0]
7	5	5	3	5	7
function 7	source 2	source 1	function 3	destination	opcode
000000	xR	xL	000 : ADD	хD	0110011:OP
0100000	xR	xL	000 : SUB	хD	0110011:OP
000000	xR	xL	001 : SLL	хD	0110011:OP
000000	xR	xL	010 : SLT	хD	0110011:OP
000000	xR	xL	011 : SLTU	хD	0110011:OP
000000	xR	xL	100 : XOR	хD	0110011:OP
000000	xR	xL	101 : SRL	хD	0110011:OP
0100000	xR	xL	101 : SRA	хD	0110011:OP
000000	xR	xL	110 : OR	хD	0110011:OP
000000	xR	xL	111 : AND	хD	0110011:OP

Func 7 = 32	reg x5	reg x6	SUB	reg x7	OP
0100000	00101	00110	000	00111	0110011

x7 = x5 - x6

Example: R-type Arithmetic Operations RV321 encoding

[11:7] [31:25] [24:20] [14:12] [6:0] [19:15] 7 5 5 3 5 7 function 7 function 3 source 2 source 1 destination opcode 0000000 000 : ADD 0110011:OP xR xL хD 0100000 хD xR хL 000 : SUB 0110011:OP 001:SLL 0110011:OP 0000000 xR xL хD 0000000 xR хL 010:SLT хD 0110011:OP 0000000 0110011:OP xR хL 011: SLTU хD 0000000 xR 100 : XOR хD 0110011:OP хL 0000000 xR хL 101: SRL хD 0110011:OP 0100000 0110011:OP 101: SRA xR xL хD xR хD 0000000 xL 110:OR 0110011:OP 0000000 хD 0110011:OP xR хL 111: AND

Func 7 = 0	reg x5	reg x6	OR	reg x7	OP
0000000	00101	00110	110	00111	0110011

x7 = x5 | x6

Example: I-type Reg/Imm Arithmetic Operations

[31:20]	[19:15]	[14:12]	[11:7]	[6:0]
12	5	3	5	7
IMMEDIATE[11:0]	source 1	function 3	destination	opcode
CONSTANT[11:0]	xL	000 : ADDI	хD	0010011 : OP-IMM
CONSTANT[11:0]	xL	010 : SLTI	хD	0010011 : OP-IMM
CONSTANT[11:0]	xL	011 : SLTIU	хD	0010011 : OP-IMM
CONSTANT[11:0]	xL	100 : XORI	хD	0010011 : OP-IMM
CONSTANT[11:0]	xL	110 : ORI	хD	0010011 : OP-IMM
CONSTANT[11:0]	xL	111 : ANDI	хD	0010011 : OP-IMM

Example: S-type Store Operations

Base + offset: Why? Seem familiar?

[31:25]	[24:20]	[19:15]	[14:12]	[11:7]	[6:0]
7	5	5	З	5	7
IMMEDIATE[11:5]	source 2	source 1	function 3	IMMEDIATE[4:0]	opcode
OFFSET[11:5]	xS	хВ	000 : SB	OFFSET	0100011 : STORE
OFFSET[11:5]	xS	хВ	001 : SH	OFFSET	0100011 : STORE
OFFSET[11:5]	xS	хВ	010 : SW	OFFSET	0100011 : STORE
OFFSET[11:5]	xS	хВ	100 : SBU	OFFSET	0100011 : STORE
OFFSET[11:5]	xS	хВ	101 : SHU	OFFSET	0100011 : STORE

imm[11:5] reg x5 reg x6 width imm[4:0] **STORE** 0100011 0100000 00111 00101 00110 010 M[x6 + offset] = x5(4-bytes stored) addr offset offset value word base

Example: S-type Store Operations

Base + offset: Why? Seem familiar?

[31:25]	[24:20]	[19:15]	[14:12]	[11:7]	[6:0]
7	5	5	3	5	7
IMMEDIATE[11:5]	source 2	source 1	function 3	IMMEDIATE[4:0]	opcode
OFFSET[11:5]	xS	хВ	000 : SB	OFFSET	0100011 : STORE
OFFSET[11:5]	xS	хВ	001 : SH	OFFSET	0100011 : STORE
OFFSET[11:5]	xS	хВ	010 : SW	OFFSET	0100011 : STORE
OFFSET[11:5]	xS	хВ	100 : SBU	OFFSET	0100011 : STORE
OFFSET[11:5]	xS	хВ	101 : SHU	OFFSET	0100011 : STORE

	imm[11:5]	reg x5	reg x6	width	imm[4:0]	STORE
M[x6 + offset] = x5	0100000	00101	00110	001	00111	0100011
(2-bytes stored)	offset	value	addr	half-	offset	
			base	word		

What type are Load instructions?



What information do we need to encode for a load instruction?

Load operations are I-Type Instructions

31	20 19	15 14 12	11	7 6 0
$\operatorname{imm}[11:0]$	rs1	funct3	rd	opcode
12	5	3	5	7
offset[11:0]	base	width	dest	LOAD

Example: U-type Upper Immediate Operations

What in the world is this instruction type used for?

[31:12]	[11:7]	[6:0]
20	5	7
IMMEDIATE[31:12]	destination	opcode
UPPER[31:12]	хD	0110111 : LUI
UPPER[31:12]	xD	0010111 : AUIPC

Example: U-type Upper Immediate Operations

Why bring the PC into the picture?

[31:12]	[11:7]	[6:0]
20	5	7
IMMEDIATE[31:12]	destination	opcode
UPPER[31:12]	хD	0110111 : LUI
UPPER[31:12]	хD	0010111 : AUIPC

x7 = PC + (2303 << 12)

 20-bit Upper Immediate
 reg x7
 AUIPC (Add Upper Imm to PC)

 0000 0000 1000 1111 1111
 00111
 0010111

Control Flow: Jump-and-link

[31]	[30:21]	[20]	[19:12]	[11:7]	[6:0]
1	10	1	8	5	7
I[20]	I[10:1]	I[11]	IMMEDIATE[19:12]	destination	opcode
0[20]	0[10:1]	0[11]	0[19:12]	хD	1101111: JAL

[31:20] 12	[19:15] 5	[14:12] 3	[11:7] 5	[6:0] 7
IMMEDIATE[11:0]	source 1	function 3	destination	opcode
OFFSET[11:0]	xL	0	хD	1100111: JALR

x8=PC+4;

jump to Jump & Link reg x8 ((base+offset) & Immediate reg x7 (Register) Oxffffffe) 0000 0000 100 00111 000 1100111 01000 Save PC+4 offset base

Control Flow: Call Jump-and-link

[31]	[30:21]	[20]	[19:12]	[11:7]	[6:0]
1	10	1	8	5	7
I[20]	I[10:1]	I[11]	IMMEDIATE[19:12]	destination	opcode
0[20]	0[10:1]	0[11]	0[19:12]	хD	1101111 : JAL

[31:20] 12	[19:15] 5	[14:12] 3	[11:7] 5	[6:0] 7
IMMEDIATE[11:0]	source 1	function 3	destination	opcode
OFFSET[11:0]	xL	0	хD	1100111: JALR

x8=PC+4;

ump to (base+offset) &	Immediate	reg x7		reg x8	Jump & Link (Register)
Dxfffffffe)	0000 0000 100	00111	000	01000	1100111
Why the mask?	offset	base		Save PC+4	

Control Flow: Compare & Branch

[31]	[30:25]	[24:20]	[19:15]	[14:12]	[11:8]	[7]	[6:0]
1	6	5	5	3	4	1	7
I[12]	I[10:5]	source 2	source 1	function 3	I[4:1]	I[11]	opcode
0[12]	0[10:5]	×R	xL	000 : BEQ	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	001 : BNE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	100 : BLT	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	101 : BGE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	110 : BLTU	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	111 : BGEU	0[4:1]	0[11]	1100011 : BRANCH

Imm: PC-relative branch target

Where is bit 0?

- Why are all of the immediate bits all over the place?
- Why are the immediates apparently different sizes?
- Why are some immediate bits left unspecified?



• Why are all of the immediate bits all over the place?



- Why are all of the immediate bits all over the place?
 - Instruction decode is expensive & **always** performance critical
 - Registers always in same place makes decoder simpler

31 25	5 24 20	19 15	14 12	2 11 7	6	0
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11:	0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	$\operatorname{imm}[4:0]$	opcode	S-type
	imm[31:12]]		rd	opcode	U-type

Fixed register position, simple decode logic



Fixed register position, simple decode logic



• Why are the immediates apparently different sizes?



• Why are the immediates apparently different sizes?

- Different immediates have different uses!
- E.g., 12-bits are enough for PC-relative jump targets



• Why are some immediate bits left unspecified?



• Why are some immediate bits left unspecified?

- To make large (like, 32-bit) values in a 32-bit insn., need to leave stuff out
- E.g., LUI: store high order bits of a large constant into a register

31	25	5 24 2	20 19	$15 \ 14 \ 12$	2 11 7	7 6	0
funct	7	rs2	rs1	funct3	rd	opcode	R-type
i	mm[11:	0]	rs1	funct3	rd	opcode	I-type
imm[11	.:5]	rs2	rs1	funct3	$\operatorname{imm}[4:0]$	opcode	S-type
					-		
		$\operatorname{imm}[31:1]$	2]		rd	opcode	U-type

• Benefits & limitations of PC-relative offsets?

[31]	[30:21]	[20]	[19:12]	[11:7]	[6:0]
1	10	1	8	5	7
I[20]	I[10:1]	I[11]	IMMEDIATE[19:12]	destination	opcode
0[20]	0[10:1]	0[11]	0[19:12]	хD	1101111: JAL

	[31:20]		[19:15] 5	[14:12]	[11:7] 5		[6:0] 7
	IMMEDIATE[11:	:0]	source 1	function 3	destination		opcode
OFFSET[11:0]			xL	0	хD		1100111 : JALR
[31]	[30:25]	[24:20]	[19:15]	[14:12]	[11:8]	[7]	[6:0]
1	6	5	5	3	4	1	7
I[12]	I[10:5]	source 2	source 1	function 3	I[4:1]	I[11]	opcode
0[12]	<mark>0[10:5]</mark>	xR	xL	000 : BEQ	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	001 : BNE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	100 : BLT	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	101 : BGE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	110 : BLTU	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	111 : BGEU	0[4:1]	0[11]	1100011 : BRANCH

• Benefits & limitations of PC-relative offsets?

- Compact encoding
- Easy to support position independent code (PIC) if all jumps PC-relative
- Limited reach for jump targets

[31]	[30:21]		[20]	[19:12]		[11:7]		[6:0]
1[20]	I[10:1]		I[11]	8 IMMEDIATE[1	9:12]	destination		opcode
0[20]	0[10:1]	0[11]	0[19:12]		xD		1101111: JAL	
[31:20]				[19:15]	[14:12]	[11:7]		[6:0]
12				5	3	5		7
	IMMEDIATE[11:	0]		source 1	function 3	destination		opcode
OFFSE	ET[11:0]			xL	0	xD		1100111 : JALR
[31]	[30:25]	[24:20]		[19:15]	[14:12]	[11:8]	[7]	[6:0]
1	6	5		5	3	4	1	7
I[12]	I[10:5]	source 2		source 1	function 3	I[4:1]	I[11]	opcode
0[12]	0[10:5]	xR		xL	000 : BEQ	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR		xL	001 : BNE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR		xL	100 : BLT	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR		xL	101 : BGE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR		xL	110 : BLTU	0[4:1]	0[11]	1100011 : BRANCH

• Benefits of combined compare & branch?

[31]	[30:21]	[20]	[19:12]		[11:7]		[6:0]			
1	10	1	8		5		7			
I[20]	I[10:1]	I[11]] IMMEDIATE[9:12]	destination		opcode			
0[20]	0[10:1]	0[11] 0[19:12]		хD		1101111 : JAL			
	[31:20]		[19:15]	[14:12]	[11:7]		[6:0]			
	12		5	3	5		7			
	IMMEDIATE[11:	0]	source 1	function 3	destination		opcode			
OFFSE	T[11:0]		xL	0	хD		1100111 : JALR			
[24]	[20-25]	[24-20]	[10-15]	[14-12]	[11-0]	[7]	[C-0]			
[]]	[20.23]	[24 .20]	[61.61]	[14.12]	[11.0]		<u>[</u> 0:0]			
	ь	5	5	3	4	1	/			
I[12]	I[10:5]	source 2	source 1	function 3	I[4:1]	I[11]	opcode			

•	U	J	J	J	4	•	'
I[12]	I[10:5]	source 2	source 1	function 3	I[4:1]	I[11]	opcode
0[12]	<mark>0[10:5]</mark>	xR	xL	000 : BEQ	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	001 : BNE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	100 : BLT	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	101 : BGE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	110 : BLTU	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	xL	111 : BGEU	0[4:1]	0[11]	1100011 : BRANCH

• Benefits of combined compare & branch?

- No management of implicit (& explicit) condition codes like x86, ARM, SPARC...
- Higher code density, reduced instruction fetch traffic,
- Execution reaches branch sooner in instruction stream allowing earlier prediction

[31]	[30:21]		[20]	[19:12]		[11:7]		[6:0]
1	10		1	8		5		7
I[20]	l[20] l[10:1] l[11]			IMMEDIATE[1]	9:12]	destination		opcode
0[20]	0[10:1]	0[11]	0[19:12]		хD		1101111 : JAL	
	[31:20]			[19:15]	[14:12]	[11:7]		[6:0]
12				5	3	5		7
	IMMEDIATE[11:		source 1	function 3	destination		opcode	
OFFSE	T[11:0]		xL	0	xD		1100111 : JALR	
[31]	[30:25]	[24:20]		[19:15]	[14:12]	[11:8]	[7]	[6:0]
1	6	5		5	3	4	1	7
I[12]	I[10:5]	source 2		source 1	function 3	I[4:1]	I[11]	opcode
0[12]	0[10:5]	xR	:	xL	000 : BEQ	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	:	xL	001 : BNE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	:	xL	100 : BLT	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR	:	xL	101 : BGE	0[4:1]	0[11]	1100011 : BRANCH
0[12]	0[10:5]	xR		xL	110 : BLTU	0[4:1]	0[11]	1100011:BRANCH
0[12]	0[10:5]	xR	:	xL	111 : BGEU	0[4:1]	0[11]	1100011 : BRANCH

Other Design Dissiderata

• Differences from x86 (for better and for worse)

- No complex addressing modes
- No conditional move (like x86 cmov) or predicated execution
- Much smaller basic ISA implementation (<u>http://ref.x86asm.net/coder.html</u>)

Memory Model Considerations (more on this toward end of semester)

- Alignment Issues: "The base ISA supports misaligned accesses, but these might run extremely slowly depending on the implementation. Furthermore, naturally aligned loads and stores are guaranteed to execute atomically, whereas misaligned loads and stores might not, and hence require additional synchronization to ensure atomicity."
- Memory Consistency Model: "We chose a relaxed memory model to allow high performance from simple machine implementations, however a completely relaxed memory model is too weak to support programming language memory models and so the memory model is being tightened." [this point is basically the riscv team apologizing for having punted on concurrency to begin with and walking back to something that makes sense]

What kind of ISA are we studying?



RISCV is a "Register / Register" ISA



state – inputs & outputs are in register file

RISCV is a "Register / Register" ISA



state – inputs & outputs are in register file Register / Register? we have memory tho?

Alternative: "Register / Memory" ISA

state – inputs & outputs are in register file **Register / Register?** we have memor ry tho?

Example Register / Memory architectures?

Alternative: Stack Machine Architecture

Alternative: Stack Machine Architecture

state – in/out operands from stack only. there are no registers in this architecture!

Memory is weird: push <addr> loads <addr> and pushes to stack top, pop <addr> stores stack top to <addr>

& B come from top two stack positions

Alternative: Stack Machine Architecture The Z4 digital computer (1942 + later)

push (0xabc)
push (0xac0)
addw
push (0x123)
push \$10 //imm. 10
mulw
addw
pop (0xdeadbeef)

What does this do?

state – in/out operands from stack only. there are no registers in this architecture!

Memory is weird: push <addr> loads <addr> and pushes to stack top, pop <addr> stores stack top to <addr>

Alternative: Stack Machine Architecture The Java Virtual Machine is a stack machine

state – in/out operands from stack only. there are no registers in this architecture!

Memory is weird: push <addr> loads <addr> and pushes to stack top, pop <addr> stores stack top to <addr>

Alternative: Accumulator Machine Architecture

state – no registers, implicit argument is **A** (the accumulator), other arg is imm. / mem.

Memory is less weird: load (0xabc) puts the contents of 0xabc in A, store (0xabc) puts A into memory at 0xabc

IBM 701 (ca. 1952)

What did we just learn?

- A deep-ish dive into the RISCV ISA as a vehicle for learning about ISA design
- A look at how ISA design choices influence other aspects of the system's design
- How to we cross the hardware/software interface to go from software to hardware

What to think about next?

- More microarchitectural concepts (next time)
 - Pipelining our microarchitecture & instruction-level parallelism
 - Control hazards & branch prediction
- Caches as a microarchitectural optimization (next next time)
 - Implementation of cache hierarchies
 - Cache design tradeoffs
- Performance Evaluation (looking forward)
 - Design spaces, Pareto Frontiers, and design space exploration