


18-322 Lecture 18

Arithmetic Blocks Low-Power Design

Textbook: Chapter 7, Section 4.4




Digital Integrated Circuits

Outline

- Arithmetic building blocks
 - » Adders
 - » Multipliers
- Low-power design
 - » Reducing power consumption
 - » Data-path/Control circuitry


Digital Integrated Circuits

A Generic Digital Processor



Digital Integrated Circuits


The Binary Adder




$$\begin{aligned} S &= A \oplus B \oplus C_i \\ &= \bar{A}\bar{B}C_i + \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + ABC_i \\ C_o &= AB + BC_i + AC_i \end{aligned}$$

Digital Integrated Circuits

Complementary Static CMOS Full Adder



The Ripple-Carry Adder




Worst case delay linear with the number of bits

$$t_d = O(N)$$

$$t_{\text{adder}} \approx (N-1)t_{\text{carry}} + t_{\text{sum}}$$

Goal: Make the fastest possible carry path circuit

Inversion Property




$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$

Digital Integrated Circuits

Minimize Critical Path by Reducing Inverting Stages




Exploit Inversion Property

Note: need 2 different types of cells

Digital Integrated Circuits


Carry-Bypass Adder



Idea: If $(P_0 \text{ and } P_1 \text{ and } P_2 \text{ and } P_3 = 1)$ then $C_{o3} = C_0$, else "kill" or "generate".

Digital Integrated Circuits


Carry-Bypass Adder (cont.)



Note: the topological path worst-case delay is much higher than the true critical path!


Digital Integrated Circuits

Carry Ripple vs. Carry Bypass



Digital Integrated Circuits

LookAhead - Basic Idea



$$C_{0,k} = G_k + P_k C_{0,k-1}$$

$$C_{0,k} = G_k + P_k (G_{k-1} + P_{k-1} (\dots + P_1 (G_0 + P_0 C_{i,0})))$$

Digital Integrated Circuits


The Binary Multiplication

$$\begin{array}{r}
 101010 \\
 \times 1011 \\
 \hline
 101010 \\
 101010 \\
 000000 \\
 + 101010 \\
 \hline
 11100110
 \end{array}$$

AND operation
 Partial Products


Digital Integrated Circuits

The Array Multiplier



Digital Integrated Circuits

The MxN Array Multiplier – Critical Path




Optimize this!

$$t_{mult} \approx [(M-1) + (N-2)t_{carry} + (N-1)t_{sum} + (N-1)t_{and}]$$

Optimization is very difficult (several critical paths)!

Digital Integrated Circuits

Carry-Save Multiplier




$$t_{mult} = (N-1)t_{carry} + (N-1)t_{and} + t_{merge}]$$

Optimization easier (unique critical path)!

Digital Integrated Circuits

Wallace-Tree Multiplier




Digital Integrated Circuits

Multipliers – Summary

- Optimization Goals Different vs. Binary Adder
- Once Again: **Identify the Critical Path**
- Other possible techniques
 - Logarithmic versus Linear (Wallace Tree Mult)
 - Data encoding (Booth)
 - Pipelining

Digital Integrated Circuits

Design as a Trade-Off



Digital Integrated Circuits

Outline


- ✓ Arithmetic building blocks
 - » Adders
 - » Multipliers
- Low-power design
 - » Reducing power consumption
 - » Data-path/Control circuitry

Digital Integrated Circuits

How about POWER?



Reducing power consumption

- Load capacitance (C_L)
 - Roughly proportional to the chip area
- Switching activity (avg. number of transitions/cycle)
 - Very data dependent
 - A big portion due to glitches (real-delay)
- Clock frequency (f)
 - Lowering only f decreases average power, but total energy is the same and throughput is worse
- Voltage supply (V_{DD})
 - **Biggest impact:** 50% reduction in V_{DD} , 75% reduction in power



Digital Integrated Circuits

Using parallelism (1)





Area = 636 x 833 μ^2

$$P_{\text{ref}} = C_{\text{ref}} V_{DD}^2 f_{\text{ref}}$$

Assume: $t_p = 25\text{ns}$ (worst-case, all modules) at $V_{DD} = 5\text{V}$

Digital Integrated Circuits



Using parallelism (2)



- $C_{\text{par}} = 2.15C$ (extra-routing needed)
- $f_{\text{par}} = f/2$ ($t_{p,\text{new}} = 50\text{ns} \Rightarrow V_{\text{DD}} \sim 2.9\text{V}; V_{\text{DD,par}} = 0.58 V_{\text{DD}}$)
- $P_{\text{par}} = C_{\text{par}} V_{\text{DD}}^2 f_{\text{par}} = 0.36 P_{\text{ref}}$

Digital Integrated Circuits

Using pipelining



- $C_{\text{pipe}} = 1.15C$
- Delay decreases 2 times ($V_{\text{DD,pipe}} = 0.58 V_{\text{DD}}$)
- $P_{\text{pipe}} = 0.39 P$

Digital Integrated Circuits

Low energy gates – gate sizing

- Use the smallest transistors that satisfy the delay constraints
 - » **Slack time** - difference between required time and arrival time of a signal at a gate output
 - » **Positive** slack - size down
 - » **Negative** slack - size up
- Make gates that toggle more frequently smaller
- Slope engineering to reduce short circuit currents

Digital Integrated Circuits


Low energy gate netlists – pin ordering



- Better to postpone the introduction of signals with a high transition rate (signals with signal probability close to 0.5)

Digital Integrated Circuits

Chain vs. balanced design



- **Question for you (5 min):**

- » Which of the two designs is more energy efficient?


- Assume:

- Zero-delay model
 - All inputs have a signal probability of 0.5

- Hint: Calculate $p_{0 \rightarrow 1}$ for W, X and F

Digital Integrated Circuits

Chain vs. balanced design



- **For zero-delay model**



- » Chain design is better

- » But ignores **glitching**

- Depending on the gate delays, the chain design may be worse

Digital Integrated Circuits

Control circuits



- State encoding has a **big impact** on the power efficiency
- **Energy driven** -> try to minimize number of bit transitions in the state register
 - » Fewer transitions in state register
 - » Fewer transitions propagated to combinational logic


Digital Integrated Circuits

Dual supply voltage

- Use two V_{DD} s (e.g., 2.5V and 1.5V)
 - » Use the higher supply for gates on the critical path
 - » Use the lower supply for gates off the critical path
- Pro
 - » Reduces energy without a performance loss
- Cons
 - » Slight area penalty
 - » Increased design time
 - » Need level converters to interconnect gates on different supplies (to avoid static currents)

Digital Integrated Circuits

Clock gating




- ❑ Clock gating logic gates off the clock so that there's no switching power in the downstream logic

Digital Integrated Circuits


Bus encoding

- Reduces number of bit toggles on the bus
- Different flavors
 - » Bus-invert coding
 - Uses an extra bus line *invert*:
 - if the number of transitions is $< K/2$, invert = 0 and the symbol is transmitted as is
 - if the number of transitions is $> K/2$, invert = 1 and the symbol is transmitted in a complemented form
 - » Low-weight coding
 - Uses *transition* signaling instead of *level* signaling



Digital Integrated Circuits

Bus invert coding



Source: M.Stan et al., 1994