

# 18-344: Computer Systems and the Hardware-Software Interface

Home <u>Syllabus</u> <u>Course Schedule</u> <u>Lab Details</u> <u>Homework Details</u> <u>Recitation Slides</u> <u>Slack</u>

Staff

#### 18-344: Computer Systems and the Hardware-Software Interface





#### **Course Description**

This course covers the design and implementation of computer systems from the perspective of the hardware software interface. The purpose of this course is for students to understand the relationship between the operating system, software, and computer architecture. Students that complete the course will have learned operating system fundamentals, computer architecture fundamentals, compilation to hardware abstractions, and how software actually executes from the perspective of the hardware software/boundary. The course will focus especially on understanding the relationships between software and hardware, and how those relationships influence the design of a computer system's software and hardware. The course will convey these topics through a series of practical, implementation-oriented lab assignments.

#### Some pesky details...

- No mid-term and final exam for this class
- Grade break-down: 80% labs and 20% written assignments
- Lab 0 is released today, due Sep 4 by 11:59:59 pm ET
  - Please read the lab 0 handout in the course webpage carefully
  - Lab 0 must be completed individually
  - Labs 1-2 must have the same partner
  - You can choose to switch partners before doing labs 3-5
- Please post common questions in the general channel
  - Ensures faster response
  - Use the DM option to discuss personal situations

### What is the hardware/software boundary?

- An ISA or Computer Architecture?
- A division of labor between Computer Engineers and Programmers?
- A split between what you can change and what you cannot change?
- Python vs. Verilog?


# The 213 view of the world

- ISA is the *immutable* foundation of the system
- High-level language compiles to ISA
- Linux (or other) OS provides important low-level services
- Low-level optimization: know HW structure to make smart code changes




# The 240 view of the world

- What's an ISA? (RISCV-240 not withstanding)
- SystemVerilog describes your hardware
- What's an OS? What is \*software\* even?
- Implement through simulation, ASIC fabrication or FPGA configuration



### Relative Mutability/Non-Recurring Eng. (NRE) Cost?



include="io.vh"orororororororororor_	
Module cway	
<pre>#(parameter DATA_WIDTH=32, parameter ADDR_WIDTH=38, parameter SET_COUNT=4, parameter BLOCK_SIZE=4, parameter ID=4)</pre>	
(input logic input logic input logic input logic input logic	clk, rst_l, data_load_en, data_store_en, data_flush_en,
input logic [ADDR_WIDTH-1:0] output logic output logic	data_addr. Motour: Verilg Sedie Sh data_ready data_valid
output logic [DATA_WIDTH-1:0]	data_load,

#### Relative Observability?



include "io.vh" a contraction of contraction of the	
	· · · · · · · · · · · · · · · · · · ·
nodule cway	
#(parameter DATA_WIDTH=32,	
parameter ADDR_WIDTH=30, parameter SET_COUNT=4,	
parameter BLOCK_SIZE=4, parameter ID=4)	a militari a mili
(input logic	clk, rst_l,
input logic	data_load_en,
input logic input logic	data_store_en data flush en
input logic [ADDR_WIDTH-1:0]	data_addr
output logic	ModelSim & Verilba   Sudip Shedata_ready
output logic	data_valid
output logic [DATA_WIDTH-1:0]	data_load,


#### Relative Optimizability?



include="i@.vh"see see see see see see see see see see	
include "helpers.vh"	
nodule cway	
#(parameter DATA_WIDTH=32,	
parameter ADDR_WIDTH=30,	
parameter SET_COUNT=4,	
parameter BLOCK_SIZE=4,	metal and a second seco
parameter ID=4)	A CONTRACTOR OF A CONTRACTOR O
(input logic	clk, rst_l
input logic	data_load_en
input logic	data_store_en
input logic	data_flush_en
input logic [ADDR_WIDTH-1:0]	data_addr
output logic	ModelSim & Venilog   Sudip Shedata_ready
output logic	data_valid
output logic [DATA_WIDTH-1:0]	data_load,


# Today: Thinking Like a Computer Architect


# Our first hw/sw interface: The Von Neumann Computing Model




John von Neumann's Big Idea:

Programs are data.






 Let's optimize! Where is there a bottleneck in the Von Neumann abstract machine?





• Data & Program share a bus into the CPU. Need to time multiplex access to the bus.




I1:	Х	=	У	+	Ζ
I2:	а	=	b	*	С
тЗ•	r	_	C	$\pm$	+

\_ \_






# Alternative to von Neumann: the Harvard Architecture




 Split bus architecture provides *simultaneous* access to program and to data


# Alternative to von Neumann: the Harvard Architecture



#### Optimizing our Harvard Architecture




#### Optimizing our Harvard Architecture




With a one word (8 byte) bus: 1 data write cycle simultaneous with 1 data read cycles simultaneous with 1 instruction read cycle per arithmetic operation

1 cycle per instruction!


### Thinking about the costs of HW optimization






./destiny config/SRAM\_128\_1\_32.cfg ./destiny config/SRAM 128 1 128.cfg 4-byte Memory Interface: 16-byte Memory Interface: Read Energy = 0.836pJ Read Energy = 1.51pJ Write Energy = 0.738pJ Write Energy = 1.30pJ CPU **Control & Instruction Control & Instruction** Sequencing ("Control") Sequencing ("Control") There is No Free Arithmetic, Logic, and Arithmetic, Logic, and Data Lunch! **Data Manipulation** Manipulation ("ALU") ("ALU") Dual-ported Data Bus **Instruction Bus Unified Bus** (2x64-bit read, 64-bit write port) (32-bit read) Memory Memory Data Data Program Program

#### How about optimizing instruction supply?




These four instructions take **four cycles** to fetch sequentially on our instruction bus


#### How about optimizing instruction supply?




#### Is this optimization a good tradeoff?




# Is this optimization a good tradeoff?




#### Is this optimization a good tradeoff?



#### Is this optimization *always* a good tradeoff?




#### How about changing the code?



#### A key Law of the HW/SW Universe

Let's revisit the proposition that we should optimize instruction supply




How about optimizing instruction supply?


How do we decide if this part of the system is really worth optimizing?

100% of execution time

Imagine we have a perfectly precise measurement tool to break down execution time...



#### What if we make fetch 4x faster?




We have 45% + 20% + 17.5% + 5% = 87.5% of the execution running at its original speed (ie 87.5% of 10 seconds = 8.75s)

We have 12.5% of the execution running 4x faster. Originally, we had 12.5% of 10 units of time = 1.25s. If 4x faster, fetch takes 0.31s. Savings of 0.94s


```
5% - Floating
Point
```

#### What if we make fetch 4x faster?



#### What if we make fetch 4x faster?


<10% improvement overall, despite 4x improvement on one part of the system!




Saved 0.94s overall. 0.94s / 10s \* 100 = 9.4% time savings

5% - Floating Point


### What if we make memory accesses 4x faster?





### What if we make memory accesses 4x faster?




Evidently, we should optimize the memory part before fetch!









# By how much do we have to improve the memory part of the system to get a 2x total speedup?




# By how much do we have to improve the memory part of the system to get a 2x total speedup?







What if we *completely* optimize away the memory part? 5.5s optimized execution time

### Limit Cases for Amdahl's Law








## What if we *completely* optimize away the optimizable part? (How much is left over here?)



#### What if we *completely* optimize away the optimizable part? 8.75s optimized execution time








Optimized speedup for optimizable part


Speedup

## Amdahl's Law is Extremely Versatile




Works for any optimization problem and goal. Always focus on the biggest slice & the rest doesn't matter.


5% - Floating Point




Point



#### New bottleneck: control flow




#### New bottleneck: memory accesses (again!)



#### Remember: Amdahl tells us to optimize the biggest slice

### Another view of the world: Gustaffson's Law



Idea: find an *optimizable* part of your system and make it *bigger If we know that memory is optimizable, why not optimize more and do more memory accesses?* 

### Another view of the world: Gustaffson's Law Gustafson's Law: Sequential part does not grow as optimizable part grows. Can always add more optimizable part and make sequential part matter less

Assume that we can scale up # of parallel memory accesses, N Assume we can scale input up to use all N parallel accesses

```
data_size = 10
data[data_size] = {...}
if(...) { }
...//18 more of these conditionals
if(...) { }
for d in 0..data_size{ d++ }

data_size = 100000
data[data_size] = {...}
if(...) { }
...//18 more of these conditionals
if(...) { }
#parallel[N=1000]
for d in 0..data_size{ d++ }
```


### Another view of the world: Gustaffson's Law

85% - Memory Accesses

Gustafson's Law for overall speedup with speedup factor of N: (assume) Optimized time = T = 1 Unoptimized time = T' = (1-p)T + pT\*N = (1-p) + pN Scaled Speedup = T' / T = (1-p) + pN

### Another view of the world: Gustaffson's Law

Scale parallel memory accesses, N, up to 1000? Scaled Speedup = 1-p + 1000p = 999p + 1 Scaled Speedup = 999 \* 0.85 + 1 = 850x



Gustafson's Law for overall speedup with speedup factor of N: (assume) Optimized time = T = 1 Unoptimized time = T' = (1-p)T + pT\*N = (1-p) + pN Scaled Speedup = T' / T = (1-p) + pN

## What did we just learn?

- Two high-level architectural models
- Identify performance bottlenecks
- Develop optimizations to mitigate bottlenecks
- Analyze resulting improvement from mitigating bottlenecks
- Identifying persistent performance limiters (e.g., branches)
- Optimize in software *or* hardware
- (Almost) never bet against Gene Amdahl in an optimization contest!



## What to think about next?

- What is a computer architecture?
- What matters when defining a HW/SW interface?
- What is above the ISA and what is below the ISA?
- What is hidden from the programmer and what is exposed?