CMU 18-344: Computer Systems and the Hardware/Software Interface

Fall 2024, Prof. Brandon Lucia & Prof. Akshitha Sriraman


Recap: Design Space Exploration

- Defining the design space of a hardware or software system
- Pareto Frontiers and optimizing within a design space
- Applied Performance Evaluation
 - Finding the best performing design under constraints

Defining a design space


- A design space is a set of possible incarnations of a system
- A design space is defined over a set of parameters
- A point in the design space is a concrete system with a concrete value for each of the design space's parameters
- Design spaces exist to allow systematic exploration of a collection of possible designs, like architectures.


Example: Branch Predictor Design Space




Sg Hp Sb Hb Nt At

Is one of these **better**?






Plotting many designs to study a tradeoff




Pareto Optimality of Design Alternatives



Pareto Optimality:

A design is optimal if no change leads to improvement in one dimension without a loss in at least one other dimension

Constraining your design space




Physical design constraints

Max memory (BTB+BHT) = 20kB

Max BTB associativity = 2

Max BP power = 4mW

Systematically fill out your design space




Example of Design Space Optimization The Q100 Database Acceleration Architecture

Q100: The Architecture and Design of a Database Processing Unit

Lisa Wu Andrea Lottarini Timothy K. Paine Martha A. Kim Kenneth A. Ross

Columbia University, New York, NY



Cutting edge database query hardware accelerator

- "GPU for SQL & Database operations"
- Architecture built up of a collection of special computing tiles in hardware
- Each tile runs a particular kind of database operation
- Tiles connected by configurable wires that can be set up to make circuits to do a database query
- (Includes one of the best design space explorations I've encountered in a research paper)

		Area		Power		Critical Path	\mathbf{D}	esign Widtl		
	Tile	mm^2	% Xeon ^a	mW	% Xeon	ns	Record	Column	Comparator	Other Constraint
Functional	Aggregator	0.029	0.07%	7.1	0.14%	1.95		256	256	
	ALU	0.091	0.21%	12.0	0.24%	0.29		64	64	
	BoolGen	0.003	0.01%	0.2	< 0.01%	0.41		256	256	
	ColFilter	0.001	< 0.01%	0.1	< 0.01%	0.23		256		
	Joiner	0.016	0.04%	2.6	0.05%	0.51	1024	256	64	
	Partitioner	0.942	2.20%	28.8	0.58%	***3.17	1024	256	64	
	Sorter	0.188	0.44%	39.4	0.79%	2.48	1024	256	64	1024 entries at a time
	Append	0.011	0.03%	5.4	0.11%	0.37	1024	256		
Auviliany	ColSelect	0.049	0.11%	8.0	0.16%	0.35	1024	256		
Auxiliary	Concat	0.003	0.01%	1.2	0.02%	0.28		256		
	Stitch	0.011	0.03%	5.4	0.11%	0.37		256		

Design space optimization problem statement:

			Area	Pe	ower	Critical Path	1	Design Widt	h (bits)	
	Tile	mm^2	% Xeon a	ماء	tile	ns	Record	Column	Comparator	Other Constraint
	Aggregator	0.00	a number	of each	lo a high- how	1.95		256	256	
Functional	ALU	Choose	iginal WO	rk they c	b 0) N	0.29		64	64	
	BoolGen	In the G	Oligina.	o decide	HOW	0.41		256	256	
								256		
	Joiner	- 201	tiles yich	C'L and	1 1126 011	0.51	1024	256	64	
	Partitioner	mairy	rmance be	netil air	many of	***3.17	1024	256	64	
	Sorter	perfo	per to bour	id how i	d use that many of	2.48	1024	256	64	1024 entries at a time
	Append	d numi	per to bout tile they co	onsider	0.11%	0.37	1024	256		
Auviliany	ColSelect	$_0$ each		8.0	0.16%	0.35	1024	256		
Auxiliary	Concat	0.003	0.01%	1.2	0.02%	0.28		256		
	Stitch	0.011	0.03%	5.4	0.11%	0.37		256		

Design space optimization problem statement:

	Tile	9	Area % Xeon ^a		ower	Critic	Tile	Maximum Useful Count	"Tiny" Tile	Tile Counts Explored	her Constraint
	Aggregator	0.00	a number of a number of the control	of each	n a high-		Aggregator	4	X	4	
	ALU	Choose	· -inal wor	k they o	N ON	1	ALU	5		1 5	
	BoolGen	In the G	original to	decide	11044	1	BoolGen	6	X	6	
Functional			1 M 1 1 1 1 1 1 1 2 ·				ColFilter	6	X	6	
	Joiner	Vac	tiles yici	CIT ONG	l use com	\	Joiner	4	X	4	
	Partitioner	many	mance ber	refit arr	any of	\	Partitioner	5		1 5	
	Sorter	perto	tiles yield n rmance ber ber to boun	id how n	(lairy		Sorter	6		1 6	entries at a time
	Append	dnum	ber to bound	onsider	0.11%		Append	8	X	8	
A:11: a	ColSelect	$_0$ each	5.11 %	8.0	0.16%		ColSelect	7	X	7	
Auxiliary	Concat	0.003	0.01%	1.2	0.02%		Concat	2	X	2	
	Stitch	0.011	0.03%	5.4	0.11%		Stitch	3	X	3	

Design space optimization problem statement:

			Area		ower	Critical Path	D	esign Widtl		
	Tile	mm^2	% Xeon ^a	mW	% Xeon	ns	Record	Column	Comparator	Other Constraint
Functional	Aggregator	0.029	0.07%	7.1	0.14%	1.95		256	256	
	ALU	0.091	0.21%	12.0	0.24%	0.20	line	64	64	
	BoolGen	0.003	0.01%	0.2	< 0.01 °7	a reasonable bork, they used a	asellile	256	256	
	ColFilter	0.001	< 0.01%		rea w.r.t.	a reasons	a design	256		
	Joiner	0.016	0.04%	Count a	iginal WC	ork, they used a pre than 17.5%	of a Xeor	1, 256	64	
	Partitioner	0.942	2.20%	In the C	111811.5	ore than 17.5%	rac and	256	64	
	Sorter	0.188	0.44%	with ar	ea not in	ork, they used a ore than 17.5% connecting wi	owing VOI	56	64	1024 entries at a time
	Append	0.011	0.03%	includi	ng all the	ore than 17.5% connecting with that I'm not should be considered as the constant of the consta	1024	256		
Auviliany	ColSelect	0.049	0.11%	extra	puffering	0.35	1024	256		
Auxiliary	Concat	0.003	0.01%	1.2	0.02%	0.28		256		
	Stitch	0.011	0.03%	5.4	0.11%	0.37		256		

Design space optimization problem statement:

			Area		ower	Critical Path	D	esign Width (bits)		
	Tile	mm^2	% Xeon ^a	mW	% Xeon	ns	Record	Column Com	pr	Other Constraint
	Aggregator	0.029	0.07%	7.1	0.14%	1.95		IAT 1	- 1	
	ALU	0.091	0.21%	12.0	0.24%	Want to mini	mize pow	yer mited the number mW) units to 0, 1,	1	
	BoolGen	0.003	0.01%	0.2	< 0.01%	Want to mis	al work, lir	mited the number mw) units to 0, 1, itrary count of "tings are seen to 10mW.	\	
Functional	ColFilter	0.001	< 0.01%	0.1	< 0.01%	In the origina	or 110s of	mW) units to 0, 1, itrary count of "tinhave <10mW.	ıy" 📘	
	Joiner	0.016	0.04%	2.6	0.05%	of high-pow	er (19	itrary count of	1	
	Partitioner	0.942	2.20%	28.8	0.58%	ar 2 and all	owed are	have <10mW.		
	Sorter	0.188	0.44%	39.4	0.79%	functional (inits that	have <10mW.		1024 entries at a time
	Append	0.011	0.03%	5.4	0.11%	0.37	1024	256		
Auxiliary	ColSelect	0.049	0.11%	8.0	0.16%	0.35	1024	256		
Auxillai y	Concat	0.003	0.01%	1.2	0.02%	0.28		256		
	Stitch	0.011	0.03%	5.4	0.11%	0.37		256		

Design space optimization problem statement:


	77Y		Area	Power		Critical Path		esign Widtl			
	Tile	mm^2	% Xeon ^a	mW	% Xeon	ns	K	ecord	Column	Comparator	Other Constraint
Functional	Aggregator	0.029	0.07%	7.1	0.14%	1.95			256	256	
	ALU	0.091	0.21%	10		0.29			64	64	
	BoolGen Color Je Frequen Pa Aggressi	0.003	1 by tile lat	ency	+hat	0.41			256	256	
	Cole	cy limite	d by the	n mear	is that	0.23			256		
	J Frequeit	gia vlovi	elined design	os the r	naximum	0.51		1024	256	64	
	Pa Aggressi	lvely par	delay defin	es cir	as the	***3.17		1024	256	64	
	501 the Criv	ica. i	which 15 th	10 -		2.48		1024	256	64	1024 entries at a time
	Pa Aggressi So the criti Ap switchi	ng aeiay	ne design). ways define 0.03%	frod.	for Q100)	0.37		1024	256		
	Coll freque	ncy or co	ways define	s Treq.	0.16%	0.35		1024	256		
Auxiliary	Con (partit	tioner al	5.0170	1.2	0.02%	0.28			256		
	Stitc	0.011	0.03%	5.4	0.11%	0.37			256		

Design space optimization problem statement:

			Area		ower	Critical Path	Γ	Design Widtl		
	Tile	mm^2	% Xeon ^a	mW	% Xeon	ns	Record	Column	Comparator	Other Constraint
	Aggregator	0.029	0.07%	7.1	0.14%	1.95		256	256	
Functional	ALU	0.091	0.21%	12.0	0.24	0.29		64	64	
	BoolGen	0.003	0.0107	LDR he	nchmark	0.41		256	256	
	ColFilter		on standard	ים פט צ	· -	0.23		256		
	BoolGen ColFilter January	e design	on salirem	ents for	(TDC-H)	0.51	1024	256	64	
	ColFilter J Simulate Pa Collect	run time	measars	chmark	((100 11)	***3.17	1024	256	64	
	So Collect	tion-Pro	measuremones in the measuremone	system	without	2.48	1024	256	64	1024 entries at a time
	Api Collect Co	stresses	a database	ching fro	om merrio	0.37	1024	256		
A:1:	Col. Which	hattlene	cked by rea	8.0	0.16%	0.35	1024	256		
Auxiliary	Con being	0000	0.01%	1.2	0.02%	0.28		256		
	Stitch	0.011	0.03%	5.4	0.11%	0.37		256		

Design space optimization problem statement:

Q100 Pareto Frontier




Pareto plot from a research paper on the Q100 Database accelerator by Wu et al, ASPLOS 2014

- How did they select magenta points?
- What other points might they have selected?
- What is the value in seeing all these points?

Results of Design Space Exploration


			Area		Power						
					Total						
	mm^2	mm^2	mm^2	mm^2	% Xeon	W	W	W	W	% Xeon	
LowPower	1.890	0.567	0.520	2.978	7.0%	0.238	0.071	0.400	0.710	14.2%	
Pareto	3.107	0.932	0.780	4.819	11.3%	0.303	0.091	0.600	0.994	19.9%	
HighPerf	5.080	1.524	0.780	7.384	17.3%	0.541	0.162	0.600	1.303	26.1%	





Final results show idealized design and results that include adding in costs related to the on-chip network and memory access bandwidth


Today: Advanced Microarchitecture Techniques


 Advanced Instruction-Level Parallelism: Multiple Issue, Out of Order Execution, Register Renaming, SMT















What is the best performance that we can ever get out of a pipeline like the one we have been studying? (how do we answer this question?)




Iron Law of Processor Performance:

Instr / Prog x Cycles / Instr x Seconds / Cycle


Fundamental limits to each of these terms in our current pipeline?

Thinking about latency (again) to optimize for cycle time




What is the implication of mul having a 3ns latency, compared to the latency of each of the other stages?

Thinking about latency (again) to optimize for cycle time




What is the implication of mul having a 3ns latency, compared to the latency of each of the other stages?


333MHz max clock frequency
(despite 1GHz being OK for non-mul operations)




Break the multiply unit into 3 parts, each of which takes 1ns, equalizing all stages' latencies




Back-to-back multiplies keep the mul pipe full, at 1GHz latency




Back-to-back non-mul ops keep the pipe full, at 1GHz latency




Question: What about add mul add mul?



Question: What about add mul add mul?




Question: What about add mul add mul?




Problem?

Instructions might complete out of order if we are not careful!




In addition to the unfortunate **stall in the memory stage**, the add and the mul **execute in the wrong order**!

Avoiding out-of-order completion




Hard to avoid the *stall...*Can avoid the *ordering problem* with extra stall logic in **Ex**

Let's Rewind: Anything interesting about this snapshot in time?




Independent FUs allow us to optimize IPC directly by increasing ILP




This pipeline is **Ex**ecuting multiple instructions at the same time on different functional units. **ILP begets IPC!**

Superscalar Out of Order Execution


A Superscalar Processor Executes Multiple Instructions at the Same Time



Scalar executes one instruction at a time
Superscalar executes multiple instructions at a time




(Here, we give up on the detailed pipeline diagram due to the increased complexity of the design.)




Second idea: Replicate decode logic to allow decoding multiple instructions


Execute non-mul





Memory


Register Write-Back













non-mul





These instructions **cannot** issue together (why? two reasons, actually!)

Question: how much checking required for n-wide issue?




Fifth idea: Add *multiple*

execute units to which to


dispatch operations after they

Fourth idea: Decouple **register read** from decode. Register read happens for **issued** instructions now


Seventh idea: Add *multiple* write ports to register file to allow simultaneous multiple register writebacks



Sixth idea: Handle multiple outstanding memory operations in memory system (complex! we will mostly ignore this part)




Fetch:




Fetch: Branch prediction more complex. Risk of overfetch because we're fetching a whole block? Must consider multiple, sequential fetches based on predictions

Decode:




Fetch: Branch prediction more complex. Risk of overfetch because we're fetching a whole block? Must consider multiple, sequential fetches based on predictions

Decode: Not too bad, just replication of resources



Fetch: Branch prediction more complex. Risk of overfetch because we're fetching a whole block? Must consider multiple, sequential fetches based on predictions


Decode: Not too bad, just replication of resources



Fetch: Branch prediction more complex. Risk of overfetch because we're fetching a whole block? Must consider multiple, sequential fetches based on predictions

Issue:

Decode: Not too bad, just replication of resources




Fetch: Branch prediction more complex. Risk of overfetch because we're fetching a whole block? Must consider multiple, sequential fetches based on predictions

Issue: Dependence / hazard detection logic complexity.
Need to detect dependences between all instructions in issue queue and some combinations of instructions cannot issue simultaneously


of complexity


Decode: Not too bad, just replication of resources


0010
1100
1010
0101
0100
0100
Decode



Reg Read: Multi-porting register file has high cost (4-wide = 8 read ports) & area cost is proportional to square of port count







Fetch: Branch prediction more complex. Risk of overfetch because we're fetching a whole block? Must consider multiple, sequential fetches based on predictions

Fetch

Issue: Dependence / hazard detection logic complexity. Need to detect dependences between all instructions in issue queue and some combinations of instructions cannot issue simultaneously


of complexity

Decode: Not too bad, just replication of resources


add


mul


Decode



Reg Read: Multi-porting register file has high cost (4-wide = 8 read ports) & area cost is proportional to square of port count







Fetch: Branch prediction more complex. Risk of overfetch because we're fetching a whole block? Must consider multiple, sequential fetches based on predictions

0010

1100

1010

0101

0100

0100

Fetch

Issue: Dependence / hazard detection logic complexity.
Need to detect dependences between all instructions in issue queue and some combinations of instructions cannot issue simultaneously

Execute / Memory:

register file has high cost (4-

wide = 8 read ports) & area


cost is proportional to


of complexity


Decode: Not too bad, just replication of resources


0010 1100 add 1010 0101 0100 mul 0100 Fetch Decode

mul add add mul Issue









Fetch: Branch prediction more complex. Risk of overfetch because we're fetching a whole block? Must consider multiple, sequential fetches based on predictions

Issue: Dependence / hazard detection logic complexity. **Need to detect dependences** between all instructions in issue queue and some combinations of instructions cannot issue simultaneously


Execute / Memory: More execute units, more cache ports. Forwarding paths & input operand selection logic become very complicated.


of complexity


Decode: Not too bad, just replication of resources


Reg Read: Multi-porting register file has high cost (4-wide = 8 read ports) & area cost is proportional to square of port count


Reg. WB: Write port per instruction that may complete that writes a register (4-wide = 4 write ports)


















Fetch: Branch prediction more complex. Risk of overfetch because we're fetching a whole block? Must consider multiple, sequential fetches based on predictions

Issue: Dependence / hazard detection logic complexity.
Need to detect dependences between all instructions in issue queue and some combinations of instructions cannot issue simultaneously

Execute / Memory: More execute units, more cache ports. Forwarding paths & input operand selection logic scale w/ square of insn window.

Remaining limits on performance of this processor?



Application itself may not have ample ILP

In-order issue rule:


"Unlucky" sequence of instructions may prevent multiple issue. (e.g., the first add and the mul can issue together, but the second add prevents it.)

Out of Order Execution

Execute instructions from the issue In-order Front-end **In-order Commit** window fully out of order even if instructions have a WAW or WAR dependence that would prevent 0010 them from superscalar issuing 1100 add together (how!?) 1010 mul add add mul add mul mu1 add 0101 0100 ALU (non-SW mu1 mul 0100 mul) (Rename) lw mul /Dispatch ALU (non-Commit Fetch Decode SW mul) **Commit** in order lw add **Dispatch** instructions into an *issue* to respect lw window that issues instructions to Register original program execute as soon as input operands Memory Write-Back semantics mul0 mul1mul2 Reg. Read Issue are available


Out of Order Execution

Register Renaming Resolves Dependences that Prevent Instructions from Executing Together




Eliminate WAW, WAR, and preserve RAW (why?)

In-order commit tracks instruction completion and ensures architectural state updates in order



In-order Commit



??? x9 245 t2 add2 is complete, but waits to update t2 (i.e., x6) until

t1

17

Reorder buffer (ROB) ensures instructions commit in order. Why do we care about in-order commit?

reserve RAW (why?)

All Types of Data Hazards Matter in OoO Execution

```
      sub
      x6
      x5
      x4
      sub
      x8
      x16
      x4
      lw
      x6
      0xabc

      lw
      x16
      0xabc
      add
      x14
      sub
      x6
      x5
      x4

      add
      x12
      x6
      x14
      lw
      x16
      0xabc
      add
      x12
      x6
      x14
```

Write-After-Read (WAR)

Write-After-Write (WAW)

Only Read-After-Write (RAW) hazards are possible in our simple pipeline

Read-After-Write (RAW)

lw x6 0xabc
sub x6 x5 x4
add x12 x6 x14

Write-After-Write (WAW)

lw x6 0xabc

Register

Fetch

Decode

Execute

Memory


Memory

Memory

Write-Back

lw x6 0xabc
sub x6 x5 x4
add x12 x6 x14


Write-After-Write (WAW)



sub x6 x5 x4


lw x6 0xabc
sub x6 x5 x4
add x12 x6 x14

Write-After-Write (WAW)




lw x6 0xabc
sub x6 x5 x4
add x12 x6 x14


Write-After-Write (WAW)



lw x6 0xabc
sub x6 x5 x4
add x12 x6 x14


Write-After-Write (WAW)





Write-After-Write (WAW)

Multi-cycle latency memory op



Non-mem-op, single memory cycle

Earlier 1w instruction finishes after later sub instruction. Both write x6. Wrong final value in x6.

Explicitly handled with logic to maintain ordering in processors that allow this behavior (not our datapath)


 sub
 x8
 x16
 x4

 add
 x16
 x6
 x14

 lw
 x11
 0xabc

Write-After-Read (WAR)

Stalled at decode/reg. read




Completes quickly and writes reg.

Later add instruction writes x16 before earlier sub instruction reads x16. sub sees wrong value!

Renaming Example

A1: add x6 x8 x11 M1: mul x9 x6 x13 A2: add x6 x17 x30 A3: add x7 x9 x14 M2: add x8 x18 x6 A4: add x6 x7 x9




Question: How can instructions issue to our out-of-order pipeline in which instructions may execute and complete out of order?

If WAW or WAR, can't just dispatch or OoO execution may read regs not yet updated

Renaming Example


A1: add x6 x8 x11 M1: mul x9 x6 x13 A2: add x6 x17 x30 A3: add x7 x9 x14 M2: add x8 x18 x6 A4: add x6 x7 x9



Rename Table A1.x6 -> r0

Renaming Example

A1: add x6 x8 x11 M1: mul x9 x6 x13 A2: add x6 x17 x30 A3: add x7 x9 x14 M2: add x8 x18 x6 A4: add x6 x7 x9




Rename Table A1.x6 -> r0

M1.x9 -> r1

M1.x6 <- r0

RAW dependence on x6 M1 waiting on result from A1 (r0)


A1: add x6 x8 x11 M1: mul x9 x6 x13 A2: add x6 x17 x30 A3: add x7 x9 x14 M2: add x8 x18 x6 A4: add x6 x7 x9



Rename Table
A1.x6 -> r0
M1.x9 -> r1
M1.x6 <- r0
A2.x6 -> r2

WAW dep b/w A1 & A2 & WAR dep w/ M1 Resolved by renaming output regs


A1: add x6 x8 x11 M1: mul x9 x6 x13 A2: add x6 x17 x30 A3: add x7 x9 x14 M2: add x8 x18 x6 A4: add x6 x7 x9



Rename Table
A1.x6 -> r0
M1.x9 -> r1
M1.x6 <- r0
A2.x6 -> r2
A3.x7 -> r3
A3.x9 <- r1
M2.x8 -> r4

RAW dependence between M1 & A3 Cannot be resolved by renaming


```
A1: add x6 x8 x11
M1: mul x9 x6 x13
A2: add x6 x17 x30
A3: add x7 x9 x14
M2: add x8 x18 x6
A4: add x6 x7 x9
```



Rename Table
A1.x6 -> r0
M1.x9 -> r1
M1.x6 <- r0
A2.x6 -> r2
A3.x7 -> r3
A3.x9 <- r1
M2.x8 -> r4
M2.x6 <- r2

WAW dep w/ A1 resolved by renaming True dep w/ A2 resolved by looking up renamed result of A2


```
A1: add x6 x8 x11
M1: mul x9 x6 x13
A2: add x6 x17 x30
A3: add x7 x9 x14
M2: add x8 x18 x6
A4: add x6 x7 x9
```



Rename Table
A1.x6 -> r0
M1.x9 -> r1
M1.x6 <- r0
A2.x6 -> r2
A3.x7 -> r3
A3.x9 <- r1
M2.x8 -> r4
M2.x6 <- r2
A4.x6 -> r5
A4.x7 <- r3
A4.x9 <- r1

WAR dep with M2 & WAW w/ A2 resolved by renaming
True deps w/ A3 and M1 resolved by looking up renamed regs in table


```
A1: add x6 x8 x11
M1: mul x9 x6 x13
A2: add x6 x17 x30
A3: add x7 x9 x14
M2: add x8 x18 x6
A4: add x6 x7 x9
```



Rename Table
A1.x6 -> r0
M1.x9 -> r1
M1.x6 <- r0
A2.x6 -> r2
A3.x7 -> r3
A3.x9 <- r1
M2.x8 -> r4
M2.x6 <- r2
A4.x6 -> r5
A4.x7 <- r3
A4.x9 <- r1

After register renaming, only RAW dependences (i.e., "True Dependences") remain in the execution

```
A1: add r0 x8 x11
M1: mul r1 r0 x13
A2: add r2 x17 x30
A3: add r3 r1 x14
M2: add r4 x18 r2
A4: add r5 r3 r1
```




Rename Table
A1.x6 -> r0
M1.x9 -> r1
M1.x6 <- r0
A2.x6 -> r2
A3.x7 -> r3
A3.x9 <- r1
M2.x8 -> r4
M2.x6 <- r2
A4.x6 -> r5
A4.x7 <- r3
A4.x9 <- r1

After register renaming, only RAW dependences (i.e., "True Dependences") remain in the execution

Renaming Avoids False Deps

Stalled at decode/reg. read

Write-After-Read (WAR)



Completes quickly and writes reg.

Later add instruction writes r1 before earlier sub instruction reads x16, which is perfectly ok!

Superscalar Out of Order Execution is extremely complex to implement

In-order Front-end **In-order Commit** We will leave out of order execution details here, but there is a lot more to learn about this topic. Register renaming algorithms, how to do forwarding in, 0010 precise exceptions, issue queue, load/store queue, ROB 1100 add Covered in more depth in 447 & 740 1010 add mul mul add add mu1 mul add 0101 0100 ALU (non-SW mul mul 0100 mul) (Rename) lw mul /Dispatch ALU (non-Commit Fetch **Decode** SW mul) lw add lw Register Memory Write-Back mul0 mul1mul2 Reg. Read Out of Order Execution

Scheduling Techniques to Maximize ILP


Superscalar execution exploits ILP to increase IPC

Empty issue slot represent wasted opportunity to do some work on a cycle

Performance in a superscalar processor depends on the existence of ILP in the program.

We need there to be parallelizable instructions in the instruction stream that we fetch, dispatch, and issue.

Question: how to avoid issue slot waste?




Superscalar execution exploits ILP to increase IPC

Empty issue slot represent wasted opportunity to do some work on a cycle

Question: how to avoid issue slot waste?

- Schedule code in program to avoid dependences
- Schedule code in loops to align with fetch granularity
- Schedule code to avoid oversubscribing functional units (i.e., a sequence of consecutive multiplies can't issue together)



Simultaneous Multi-Threading (SMT)

Also known as "Hyper-threading" on Intel processors, used for decades now.

Fill empty issue slots with

instructions from another

Issue Time

thread |

Issue Width




Susan Eggers, inventor of SMT, ca. 1980

SMT exploits thread-level parallelism (TLP) instead of ILP to increase a machine's useful IPC.

If a program has multiple threads, issue from each thread.

Question: Sources of hardware complexity for SMT?



Out of Order Execution


Simultaneous Multi-Threading (SMT)

Need fetch to support multiple streams (including branch prediction logic...) Fill empty issue slots with Need to tag functional units, rename table entries, ROB entries (and other instructions from another structures) to route values to correct downstream instructions thread ALU (non-SW lmul) Issue Width lw ALU (non-SW mul) lw lw Register Memory Write-Back Reg. Read mul0 mul1mul2 **Issue Time Out of Order Execution**

Question: Sources of hardware complexity for SMT?

Very Large Instruction Word (VLIW) Architectures

Change the ISA! In VLIW, the ISA exposes the issue width architecturally Each fetch / issue is on a packet of instructions, hopefully independent



The compiler plays a crucial role

- We will pick up next time with more discussion of hardware/software interfaces that expose opportunities for parallelism
- We will study how the compiler exposes parallelism and exploits the opportunities for parallelism in the architecture
- More VLIW, Vector architectures
- Then we will look at some compiler fundamentals and see how all of these ideas converge in software