

ECE 18-760 FALL 2001 VLSI CAD: Logic to Layout

FACULTY	Rob A. Rutenbar	HH 3105	x8-3334	rutenbar@ece.cn	nu.edu				
COURSE SECRETARY	Lyz Knight	HH 3107	x8-5087	lyz@ece.cmu.ed	u				
TEACHING ASSISTANT	Amit Singhee	HH 3104	x8-6646	asinghee@ece.cr	nu.edu				
MEETING TIMES	Tuesday, Thursday 12:30 - 2:20pm, HH B131								
CLASS WEB PAGE	http://www.ece.cmu.edu/~ee760								
PRE-REQUISITES	Necessary Backg 15-211, 15-212 18-240	ground	Comments about Assumed Skills Basic CS data structures and algorit programming in C language, UNIX Basic digital design and verification with combinational and sequential 1		thms, K n, logic				
	Some exposure t	o VLSI ideas	18-321 or 18-32	2, or by permission	1				
TEXTBOOKS	Synthesis and O Also, extensive 1	Ptimization of D ecture notes will b	igital Circuits , M be provided.	cGraw-Hill, 1994,	G. De Micheli.				
INTENDED AUDIENCE	Graduate students and serious seniors interested in a broad exposure to the ideas behind the design of the algorithms inside VLSI CAD tools for logic and layout.								
ASSIGNMENTS	Assignment 6 Homeworks	Description Analysis & design of algorithms and small programs that illustrate core CAD ideas Programming assignments (JAVA/C++/UNIX) to build CAD tools			% of Grade 40%				
	3 Projects				45%				
	3 Paper reviews	Analysis of topic	AD literature	15%					
WHAT 18-760 IS NOT	A circuits class. A design class where you mostly use other people's CAD tools. Another class involving only mindless hacking (as opposed to thinking). Math-free, i.e., there's some discrete math in this class, and some continuous math.								
	An applied algorithms class. A class where you get to look inside CAD tools and see what makes them work. A natural bridge between CE and CS applications and ideas. A class where you get to build (simplified chunks of) VLSI CAD tools. A good course for would be CAD folks, or would-be VLSI designers, or folks just interested in nice algorithms that deal with 1s and 0s, graphs, time & waveforms, polygons.								

TENTATIVE SYLLABUS (i.e., things <i>may</i> change)				нพ	Proj	Paper	
WEEK 1	8/28	Introduction to CAD flow of ICs; Advanced Boolean Algebra	— — — 	+ 			
	8/30	Advanced Boolean Algebra, cont.				 	
WEEK 2	9/4	Advanced Boolean Algebra, cont.			i i	 	
	9/6	JAVA Language Review		hw1	 	I I	
WEEK 3	9/11	Boolean Representation: BDDs			+	+	
	9/13	Boolean Representation: BDDs, cont			1		
WEEK 4	9/18	Boolean Representation: BDDs, cont				 	-
	9/20	Formal Verification: Finite State Machine Equiv				l I	
WEEK 5	9/25	Formal Verification: FSM Equivalence, co	! <u>+</u> - !	Proj	+		
	9/27	2-Level Logic Synthesis: ESPRESSO		I I			
WEEK 6	10/2	2-Level Logic Synthesis: ESPRESSO, cont.				$\frac{1}{1}$ Pan1	
	10/4	Multilevel Logic Synthesis: Boolean Netw	hw3				
WEEK 7	10/9	Multilevel Logic Synthesis: Algebraic Division				!	-
	10/11	Project 2 Review			1 - 1 1		note revised
WEEK 8	10/16	Multilevel Logic Synthesis: Rectangle Covering					deadlines
	10/18	Multilevel Logic Synthesis: Rectangle Covering, cont				[nere
WEEK 9	10/23	Multilevel Logic Synthesis: Role of Don't Cares			Proj2		-
	10/25	Technology Mapping		hw4			
WEEK 10	10/30	Component Placement for ASICs		<u> </u>			
	11/1	Component Placement for ASICs, cont				Pap2	
WĒĒK 11	11/6	Component Placement for ASICs, cont	RAR away; guest lec	µ		+ !	
	11/8	Component Routing for ASICs		9 1			
WEEK 12	11/13	Project 3 Review				 	
	11/14	Component Routing for ASICs, cont		 		I I	
WEEK 13	11/20	Static Timing Analysis.		hw5			
	11/22	NO CLASSTHANKSGIVING BREAK			Proj3		
WEEK 14	11/27	Static Timing Analysis, cont.	DAD		i i	 Pap3	
	11/29	Electrical Delay Analysis	RAR away; guest lecs		1		
WEEK 15	12/4	Geometric Data Structures for Analysis &	Verification		+ f		-
	12/6	Geometric Data Structures, cont.	RAR away; guest lec	nw6			
WEEK 16	12/11	Geometric Data Structures, cont.					
				 	· 	 	-