



# Where Are We?

## ▼ Physical design--how to geometrically *place* gates in a netlist?

	Μ	Т	W	Th	F	
Aug	27	28	29	30	31	L
Sep	3	4	5	6	7	2
	10		12	13	14	3
	17	18	19	20	21	4
	24	25	26	27	28	5
Oct		2	3	4	5	6
	8	9	10		12	7
Midsem	15	16	17	18	19	8
break 🌂	22	23	24	25	26	9
	29	30	31	1	2	10
Nov	5	6	7	8	9	
	12	13	14	15	16	12
Thnxgive	19	20	21	22	23	13
	26	27	28	29	30	14
Dec	3	4	5	6	7	15
	10		12	13	14	16

Introduction Advanced Boolean algebra JAVA Review Formal verification 2-Level logic synthesis Multi-level logic synthesis Technology mapping

## Placement

Routing Static timing analysis Electrical timing analysis Geometric data structs & apps

© R. Rutenbar 2001

CMU 18-760, Fall 2001 3



## **ASIC Placement: First-Order Problem**

#### What are we trying to do with placement?

- ► Input: a netlist of connected gates and nets
- ▶ Output: exact location on the chip of each gate
- ▶ Optimization: make sure we can connect all the wires

#### ■ Is this hard?

- ▶ Yes. A bad placement can require *dramatically* more wiring.
- ▶ More wiring is bad: we might need more "white" space for wires
- ...and long wires have more delay, so affects overall speed too.
- ▶ If your placement is very bad, the next tool in the layout flow--the router--may not even be able to find paths for all the wires.
- ► (Even if your placement is pretty good, might not be able to connect all the wires in ways that let chip function a the speed you intended...)

© R. Rutenbar 2001 CMU 18-760, Fall 2001 5

## For Any Placer: 3 Big Questions

#### Layout model

- ▶ What constraints or limitations on the shapes of individual placeables?
- ▶ What constraints on the shape or organization of the chip itself?

#### Optimization

- ▶ What exactly does the placement algorithm try to optimize?
- ▶ Turns out there are several viable alternatives

#### Legalization

- Intermediate: if you stop the placer in the middle of running, do you get a legal layout (even tho it might be a mediocre layout)?
- ▶ Final: at the end of the algorithm, is the result a real, legal placement, or does it require extra backend effort to finish it, legalize it?





## Reality Check: Row-Based Layout Model

- .and, you do still have to deal with random logic + big blocks
  - Blocks called "macros," examples are memories, registers, ALUs, etc
  - From [Vygen DATE98], 200K gates + blocks

#### ■ But, we ignore <u>all</u> this

- For us, placeable gates look like "points"
- 18-763 does more algorithms for when you have "lots of shape" in your placeables



# Aside: Macro-Blocks vs Atomic Gates In a really big design, you don't do always placement "Flat" "Flat" means "place all the gates at the same time, across the entire surface of the chip" Opposite of "flat" is what? Hierarchical Ippically divide design into big chunks, then do 2 steps Boorplan: just like rooms in a house, plan the arrangement of these big blocks on the surface of your chip, then try to lay out each block Detailed, block-level layout: for each block, place it and route it Chip-level assembly: put blocks back on the chip surface, deal with any surprises (example: "oops! too big!"), then route the global wires between the blocks Today, block-level layout common up to ~ 500k gates, flat











# Placement: Wirelength Estimation

#### Some facts

- ➤ You have to estimate the total wirelength because it's too expensive in CPU time (usually) to really call the routing tool for each wire
- ► So, the "estimator" is supposed to give a reasonable guess for the wirelength, but be really quick to compute

## Wirelength estimators

- Many many different types
- Depend on what assumptions you can make about how the wires will actually get routed in the final ASIC layout
- Also depends on how much CPU time you can afford
- Let's look at a few classical strategies























# Three Big Placer Strategies

## Recursive (bipartitioning)

- ▶ Recursively partition the netlist onto halves of the chip
- ► We cover: Kernighan-Lin and Fidduccia-Matthyses algorithms

## Iterative improvement

- > Perturb a random placement repeated until it stops getting better
- ▶ We cover: Simulated annealing algorithm

## ■ Direct (quadratic)

- Write an equation (a big one) whose numerical solution = a placement(!)
- ▶ We cover: classical quadratic placement

## **Strategy: Recursive Placement**

#### Usually called "min-cut" placement

- Recursively divide chip surface into 2 parts, and partition gates across the halves to minimize the number of wires across the cut
- ▶ Min-cut minimizes congestion directly, doesn't minimize wirelen directly



**Initial Partition** 

center of partitions



Intermediate Partition

Gates swapped across partition to find min-cut Pin position estimated at



#### Final Placement

- Eventually all circuits
- placed near legal locationsExact pin positions known

© R. Rutenbar 2001

CMU 18-760, Fall 2001 29





	Layout Model		Optin	nization	Legalization	
Strategy	Gates	Nets	Wirelen	Congest	Middle	Final
Recursive min-cut	Have area but no shape	Multi-pt	Indirect	Direct	No, only clusters in middle	No, need final snap to grid
Iterative annealing	Both area and shape	Multi-pt	Direct	Doable, as histograms	Maybe (for our ex, yes)	Yes, legal at the end
Direct quadratic	0-dim points only	2-point nets only	Direct, quadratic	No	No, only points, not on row grid	No, need final snap to grid

# Evolution of Strategies: Rough Timeline



## First Strategy: Iterative Improvement

#### Where are we?

- Assume you have a placement (each gate located in a cell on grid)
- ► Assume use *half-perimeter* metric to compute  $\Sigma_{nets}$  (estimated wirelen)
- ► Can now tell if this placement is good ( $\Sigma_{nets}$  = small) or bad ( $\Sigma_{nets}$  = big)

#### Basic strategy

- ▶ Basic idea: iteratively improve via long sequence of small placement changes
- ▶ Start with a random placement
- Perturb it (example: swap 2 gate's cell locations in grid)
- **•** Evaluate improvement =  $\Delta$ wirelength

#### Questions

▶ How do we know what to perturb, how much, when to quit, etc?











Annealing: Basics				
■ Phrase this question more exactly				
How do you compute the low-energy configurations of a physical system in thermal equilibrium (ie, at a constant temperature)?				
<b>▲</b> Answer				
Metropolis algorithm				
Start with the system in a known configuration, at known energy E Perturb system slightly (eg, move an atom to new location)				
Compute $\Delta E$ , change in energy due to this perturbation				
$\frac{\Delta c}{\Delta c} < 0$				
else				
go back to start				
© R. Rutenbar 2001 CMU 18-760, Fall 2001 40				





## **Simulated Annealing**

#### Question

- Metropolis algorithm iteratively visits configurations with "reasonably probable" energies at the given fixed temperature
- What if I want to find a minimum energy state, now what do I do?

#### Answer

- ► Simulated annealing
- > Add outer loop that starts with a high temperature, and slowly cools it
- ► Do enough perturbations at each temperature in the sequence of cooling steps to get to thermal equilibrium (ie, do the Metropolis procedure)
- ▶ Do enough temperatures so that the problem actually freezes into a low energy state, and further cooling does not further lower energy







# Toy Annealer: Results





## What Has This To Do With Placement?

Combinatorial optimization problems are like these physical systems being coerced into low-E states

Physical System	Engineering Problem
System with atoms in various states	Optimization problem with many variables (x1, x2, x3,, xn)
Energy	Cost metric (eg, wirelength)
∆E perturbation	Iterative improvement step, ∆cost perturb
Lowest energy "groundstate"	Optimum solution
Temperature	Hill climbing control parameter
Annealing	Simulated Annealing

© R. Rutenbar 2001

CMU 18-760, Fall 2001 49

# **Annealing Algorithm: Essential Pieces**

What are the components of any annealing solution to a combinatorial problem?

- ► There are 4 key pieces
- We go over them here...

#### 1. State representation

• Exactly what are the configurations of solutions to your problem that you will visit as you iteratively perturb things?

#### 2. Cost function

- ► How will you measure how good each visited configuration is during iterative perturbations?
- > This plays the role of "energy" in simulated annealing

# Annealing Algorithm: Essential Pieces

- 3. Move set
  - ▶ In annealing-speak, perturbations are always called "moves"
  - ► The move set is the set of "types" of perturbations that you with do to evolve from one solution configuration to the next

































## **Annealing Dynamics** Typically... > You visit some really good (low cost solutions), but temperature is high enough you keep jumping out > You visit some really lousy configurations (uphill) but keep falling back to the "middle" mean cost **-1**σ∢ Count = -1σ # observed configs within cost range Cost ranges for visited configurations © R. Rutenbar 2001 CMU 18-760, Fall 2001 67





# Some Annealing FAQs

Question	Answer
Does annealing always get global, optimum solution?	<u>No</u> . It just avoids a whole lot of suboptimal local solutions
How fast is annealing?	Usually regarded as "slow", tho depends a lot on implementation; must visit many solution configurations.
Are results deterministic, and repeatable?	No. If you run same random initial config 10 times (different random num sequences) you get 10 different answers
Can I affect this?	Yes. Well-tuned annealers have tighter "spreads" on their solutions
Do I really have to guess all those cooling nums myself?	No. There are more complex adaptive algs that auto-tune cooling to problem
Does annealing work on other combinatorial problems?	Yes. Very well on lots of other probs.
	© R. Rutenbar 2001 CMU 18-760, Fall 2001 70

## Summary

## Annealing is

- A way of constructing algorithms for combinatorial optimiz. problems
- ▶ Iterative improvement with hill climbing
- Composed of a few essential pieces
  - > State representation, cost function, move set, cooling schedule
- Good at not getting stuck in some local minima

### ■ ASIC placement

- ▶ 3 big strategies: recursive, direct, iterative improvement
- > 2 big optimization goals: estimated total wirelength, congestion
- Annealing has been very successful in itetrative improvement placement with total wirelength minimization as the goal
- Annealing runs out of gas around 100k-gates
- > Part II covers recursive & direct techniques (surprise: they are related)