

(Lec 9) Multi-Level Min III: Role of Don't Cares

▼ What you know

- ▶ 2-level minimization a la ESPRESSO
- ▶ Multi-level minimization:
 - ▷ Boolean network model,
 - ▷ Algebraic model for factoring
 - ▷ Rectangle covering for extraction

▼ What you don't know

- ▶ Don't cares in a multi-level network are very different
- ▶ They arise naturally as part of the structure of the network model
- ▶ They can help a great deal in simplifying the network
- ▶ They can be very hard to get, algorithmically

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 1

Copyright Notice

© Rob A. Rutenbar 2001

All rights reserved.

You may not make copies of this material in any form without my express permission.

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 2

Where Are We?

▼ In logic synthesis--how *don't cares* are now *very* different beasts

	M	T	W	Th	F	
Aug	27	28	29	30	31	1
Sep	3	4	5	6	7	2
	10	11	12	13	14	3
	17	18	19	20	21	4
	24	25	26	27	28	5
Oct	1	2	3	4	5	6
	8	9	10	11	12	7
	15	16	17	18	19	8
	22	23	24	25	26	9
	29	30	31	1	2	10
Nov	5	6	7	8	9	11
	12	13	14	15	16	12
Thnxgive	19	20	21	22	23	13
	26	27	28	29	30	14
Dec	3	4	5	6	7	15
	10	11	12	13	14	16

Introduction
 Advanced Boolean algebra
 JAVA Review
 Formal verification
 2-Level logic synthesis
Multi-level logic synthesis
 Technology mapping
 Placement
 Routing
 Static timing analysis
 Electrical timing analysis
 Geometric data structs & apps

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 3

Readings/Deadlines/Projects

▼ De Micheli

- ▶ Section 8.4 is about don't cares in multilevel model

▼ Deadlines

- ▶ Today, Thu Oct 11: Paper 1 Review, Rudell's Dynamic Ordering due
- ▶ Thursday Oct 18: HW3 (2-level, multi-level synthesis) due
 - ▷ As always, check webpage for bugfixes, updates...
 - ▷ There are some bugs in eqns for Prob #1, fixed shortly...
The state diagrams are correct as is.

▼ Project #2

- ▶ We'll do the overview next Tuesday


© R. Rutenbar 2001,

CMU 18-760, Fall 2001 4

Don't Cares: 2-level

▼ In basic digital design...

- ▶ We told you these were just input patterns that could never happen
- ▶ This allowed you to do more simplifications, since you could add a 1 or 0 to the Kmap for that input depending on what was easier to simplify
- ▶ Standard example: **BCD incremter circuit**



Patterns $b_3 b_2 b_1 b_0 = 1010, 1011, 1100, 1101, 1110, 1111$ cannot happen

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 5

Don't Cares: Multi-level

▼ To say this differently

- ▶ In basic 2-level designs somebody told you what inputs wouldn't happen...
- ▶ *...and you just believed them!*

▼ What's different in multi-level?

- ▶ There can still be these sorts of don't cares at the primary inputs of the Boolean logic network...
- ▶ ...but there can also be don't cares arising from **structure** of the network
- ▶ These latter kind are very useful for simplifying the individual vertices in the Boolean logic network (ie you call ESPRESSO which can handle 2-level don't cares)
- ▶ But, you have to go find these don't cares explicitly

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 6


Informal Tour of DCs in Multilevel Networks

Suppose we have a Boolean network...

- And we are looking at node “f” in that network

Can we say anything about don’t cares for node f?

- NO
- We don’t know any “context” for surrounding parts of network
- As far as we can tell, all patterns of inputs (X,b,Y) are possible




© R. Rutenbar 2001,

CMU 18-760, Fall 2001 7

Informal Multilevel DC Tour

OK, suppose we know this about input X to f

- Node X is actually $a \cdot b$
- Now can we say something about DCs for node f...?
- YES




© R. Rutenbar 2001,

CMU 18-760, Fall 2001 8

Informal Multilevel DC Tour


▼ Go list all the input/output patterns for node X



© R. Rutenbar 2001, CMU 18-760, Fall 2001 9

Informal Multilevel DC Tour

▼ Impossible a b X patterns => impossible X b Y patterns?



© R. Rutenbar 2001, CMU 18-760, Fall 2001 10

Informal Multilevel DC Tour

▼ Impossible X b Y patterns give us DCs for node f

► Change how we would want to simplify node f (it's Kmap)


Impossible patterns =



	Xb	00	01	11	10
Y	0			1	
	1		1	1	1

Conclusion

PIs




© R. Rutenbar 2001, CMU 18-760, Fall 2001 11

Informal Multilevel DC Tour


▼ OK, what if we now know $Y = b+c$ as well

► Can do this again at Y ...are there impossible patterns of b c Y?



b	c	Y	can it occur?
0	0	0	
0	0	1	NO
0	1	0	NO
0	1	1	
1	0	0	NO
1	0	1	
1	1	0	NO
1	1	1	

PIs



© R. Rutenbar 2001, CMU 18-760, Fall 2001 12

Informal Multilevel DC Tour

▼ OK, can we (again) get impossible patterns on X b Y?

a b X	can it occur?
0 0 0	
0 0 1	NO
0 1 0	
0 1 1	NO
1 0 0	
1 0 1	NO
1 1 0	NO
1 1 1	

b c Y	can it occur?
0 0 0	
0 0 1	NO
0 1 0	NO
0 1 1	
1 0 0	NO
1 0 1	
1 1 0	NO
1 1 1	

X b Y	can it occur?
0 0 0	
0 0 1	
0 1 0	
0 1 1	
1 0 0	
1 0 1	
1 1 0	
1 1 1	

PIs

© R. Rutenbar 2001, CMU 18-760, Fall 2001 13

Informal Multilevel DC Tour

▼ OK, do these change how we'd simplify inside f?

X b Y	can it occur?
0 0 0	
0 0 1	
0 1 0	NO
0 1 1	
1 0 0	NO
1 0 1	NO
1 1 0	NO
1 1 1	

Xb	00	01	11	10
Y			1	
0				
1		1	1	1

Conclusion

PIs


© R. Rutenbar 2001, CMU 18-760, Fall 2001 14

Informal Multilevel DC Tour

▼ OK, now suppose f is not a primary output, Z is...

- ▶ Question: when does a change in the output of node f actually propagate through to change the primary output Z , ie, the output of the overall Boolean logic network
- ▶ Or, reverse question: when does it *not* matter what f is...?
- ▶ Let's go look at patterns of $f X d$ at node Z ...

PIs



© R. Rutenbar 2001, CMU 18-760, Fall 2001 15

Informal Multilevel DC Tour


$f X d$	Z does it change?
$0 0 0$	
$1 0 0$	
$0 0 1$	
$1 0 1$	
$0 1 0$	
$1 1 0$	
$0 1 1$	
$1 1 1$	

Patterns at **input** to f node itself that are DCs just because those patterns make Z output *insensitive* to changes in f

$$X b Y$$

=

PIs



© R. Rutenbar 2001, CMU 18-760, Fall 2001 16

Informal Multilevel DC Tour

▼ OK, can we use this $X=0$ DC pattern to simplify f more?


Patterns at input to f node itself that are DCs just because those patterns make Z output insensitive to changes in f

=>

Y \ X	b00	01	11	10
0		d	d	d
1		1	1	d

Conclusion

PIs



© R. Rutenbar 2001,



CMU 18-760, Fall 2001 17

Informal Multilevel DC Tour

▼ Hey, look what happened to f node...

► Due to context of surrounding nodes, it disappeared!

PIs



© R. Rutenbar 2001,


CMU 18-760, Fall 2001 18

Informal Multilevel DC Tour

▼ OK, suppose instead that PO $Z = f + X + d$ (OR not AND)

- ▶ What changes?
- ▶ Answer: no patterns at f inputs that make Z insensitive to changes in f
- ▶ There are still impossible patterns of $(f X d)$ but you cannot specify any of them exactly only knowing the $(X b Y)$ inputs to f
- ▶ f doesn't disappear, it still simplifies to $f = b + X$

▼ Network context matters a lot here!



© R. Rutenbar 2001, CMU 18-760, Fall 2001 19

Formal View of These DCs

▼ Overall, there are 3 types of formal DCs...

- ▶ **Satisfiability** don't cares
 - ▷ Patterns that can't occur at the inputs to a vertex...
 - ▷ ... because of internal structure of multi-level logic
- ▶ **Controllability** don't cares
 - ▷ Global, external: patterns that can't happen at primary inputs to our overall Boolean logic network
 - ▷ Local, internal: patterns that can't happen at inputs to a vertex
- ▶ **Observability** don't cares
 - ▷ Patterns at input of a vertex that prevent that outputs of the network from being sensitive to changes in output of that vertex
 - ▷ Pattern that "mask" outputs

▼ Let's see if we can clarify where these each come from...

© R. Rutenbar 2001, CMU 18-760, Fall 2001 20


Don't Care Types: Satisfiability

▼ Satisfiability Don't Cares

- ▶ Happen because of structure of Boolean Logic Network
- ▶ We don't treat the network as one big logic diagram, but rather, as a set of separate, connected logic blocks (vertices)
- ▶ SDCs specify the constraints on these internal connections

▼ Example

- ▶ Start with just one vertex in network




© R. Rutenbar 2001, CMU 18-760, Fall 2001 21

SDCs

▼ Now, assume we extract some subexpressions

- ▶ Extract $X=a+b$, $Y = a \cdot b$
- ▶ This changes structure of network
- ▶ There are now new nodes, feeding node that creates f




© R. Rutenbar 2001, CMU 18-760, Fall 2001 22

SDCs

Notice

- ▶ In the restructured network, f has different inputs, and so possibly now a different “best” simplification
- ▶ What about don't cares?



a	b	X
0	0	0
0	1	1
1	0	1
1	1	1

never see $abX = 001, 010, 100, 110$

a	b	Y
0	0	0
0	1	0
1	0	0
1	1	1


never see $abY = 001, 011, 101, 110$

SDCs

These patterns are the *satisfiability* DCs


- ▶ Easiest to think of them as a separate set of impossible patterns “belonging to” each **internal wire** in a Boolean Logic Network
- ▶ They are purely structural in origin: outputs can't take values that are not equal to (ie, don't satisfy) what the attached vertex creates

▶ Cannot have $X \neq a + b$



never see $abX = 001, 010, 100, 110$

Cannot have $Y \neq a \cdot b$



never see $abY = 001, 011, 101, 110$

Aside: How Will We Actually Represent DCs?

Some confusing notation and terminology

- ▶ You're probably used to seeing don't cares just listed in the truth table
- ▶ But, the way we will usually represent these is either:
 - ▷ As a **set of patterns** of 0s 1s on a node's inputs that cannot happen
 - ▷ As a **function** of these inputs that makes a 1 just for those patterns that cannot happen; $DC_G == 1$ just for impossible patterns for G

p q r	G
0 0 0	1
0 0 1	d
0 1 0	0
0 1 1	1
1 0 0	d
1 0 1	d
1 1 0	0
1 1 1	d

DC patterns
= {001, 100, 101, 111}

p q r	DC_G
0 0 0	0
0 0 1	1
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	0
1 1 1	1

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 25

Aside: Representing Don't Cares

Representation

- ▶ Will even frequently see the DC function actually written in terms of an SOP cover, a Boolean expression

a b c	G
0 0 0	1
0 0 1	d
0 1 0	0
0 1 1	1
1 0 0	d
1 0 1	d
1 1 0	0
1 1 1	d

DC set = {001, 100, 101, 111}

a b c	DC_G
0 0 0	0
0 0 1	1
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	0
1 1 1	1

$$DC_G = a' b' c + a b' c' + a b' c + a b c$$

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 26

Back to SDCs

▼ SDC “function” for wire is just a cover of illegal patterns

X = a+b possible

a	b	X
0	0	0
0	1	1
1	0	1
1	1	1

impossible

a	b	X	SDC _x
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

SDC_x =

Y = a·b possible

a	b	Y
0	0	0
0	1	0
1	0	0
1	1	1

impossible

a	b	Y	SDC _y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

SDC_y = a'b'Y + a'bY + ab'Y + abY'

© R. Rutenbar 2001, CMU 18-760, Fall 2001 27

SDCs: How Do We Actually Use Them?

▼ What impact on simplification of f...?

► Look at SDCs for each input wire x and y

$$SDC_x = a'b'X + a'bX' + ab'X' + abX'$$

=> impossible patterns of a b X

$$SDC_y = a'b'Y + a'bY + ab'Y + abY'$$

=> impossible patterns of a b Y

??

$$f = Xc + Yd + acd$$

=> but I want to know impossible patterns a c d X Y !

▼ Oops! Problem

► SDCs in terms of a b X and a b Y

► But, f is now only a function of a c d and X Y

► How to resolve?

© R. Rutenbar 2001, CMU 18-760, Fall 2001 28

SDCs

Need to quantify out the “b” in SDCs, but how?


- ▶ Just try each way and see what happens, for insight
- ▶ Recall: given $f(x,y,z,w)$
 - ▷ $(\exists x f)(y,z,w) = f_x + f_{x'}$, (existential quantification)
 - ▷ $(\forall x f)(y,z,w) = f_x \cdot f_{x'}$, (universal quantification)

In English

- ▶ **Existential quantification:** removes var x , resulting function is true for (y,z,w) whenever there is some pattern, either $(x=1,y,z,w)$ OR $(x=0,y,z,w)$ that made original $f = 1$
- ▶ **Universal quantification:** removes var x , resulting function is true for (y,z,w) whenever both patterns $(x=1,y,z,w)$ AND $(x=0,y,z,w)$ made original function $f=1$


SDCs

Try quantifying wrt b, both ways...



SDCs

Which is right?



$$(\exists b \text{ SDC}_X)(a, X) = X' + a'$$

$$(\forall b \text{ SDC}_X)(a, X) = aX'$$

$$(\exists b \text{ SDC}_Y)(a, Y) = Y + a$$

$$(\forall b \text{ SDC}_Y)(a, Y) = a'Y$$



© R. Rutenbar 2001, CMU 18-760, Fall 2001 31

SDCs



Aside: why *universal* quantification does the trick

- ▶ Because you want to know which patterns, **independent** of the value of the var(s) you get rid of, are still impossible
- ▶ The “independent of value of var” part is the key, it’s what **universal** quantification does

$(\exists b \text{ SDC}_X)(a, X) = X' + a'$ doesn't work...



$(\forall b \text{ SDC}_X)(a, X) = aX'$ is right



© R. Rutenbar 2001, CMU 18-760, Fall 2001 32

SDCs

▼ So, how do you actually *compute* SDCs?

- ▶ Easy, do it for each output wire from each Boolean node




- ▶ You want an expression that's ==1 when $X \neq (\text{expression for } X)$

- ▶ But this is just

- ▷ Remember (expression for X) doesn't have X in it!!


- ▶ Try it on something simple to convince yourself



© R. Rutenbar 2001, CMU 18-760, Fall 2001 33

SDCs

▼ Simplify...



abc	X	SDC
0000	0	0
0001	1	1
0010	1	1
0011	0	0
0100	0	0
0101	1	1
0110	1	1
0111	0	0
1000	0	0
1001	1	1
1010	1	1
1011	0	0
1100	1	1
1101	0	0
1110	1	1
1111	0	0


$$SDC = X \oplus (ab + c) =$$

© R. Rutenbar 2001, CMU 18-760, Fall 2001 34

SDCs

How to deal with SDCs on many wires into vertex?

- ▶ In other words, how do I actually use SDC_x SDC_y to simplify f ?
- ▶ Answer: just **OR** the SDCs for each input wire to vertex, then quantify away vars that are not inputs to f



$$SDC = (\forall \text{ vars not input to } f) \left(\sum_{\text{inputs } i} SDC_i \right)$$


=patterns that cannot occur on f inputs

© R. Rutenbar 2001, CMU 18-760, Fall 2001 35

SDCs

Try it and see

- ▶ Note we can ignore SDCs on a, c, d inputs to f since they are primary inputs (ie, $a \oplus (\text{expression for } a) = a \oplus a = 0$, etc.



$$SDC = (\forall b) \left([X \oplus (a+b)] + [Y \oplus ab] \right) =$$


$$\left([X \oplus (a+b)] + [Y \oplus ab] \right)_{b=1} \cdot \left([X \oplus (a+b)] + [Y \oplus ab] \right)_{b=0}$$

© R. Rutenbar 2001, CMU 18-760, Fall 2001 36

SDCs

▼ Twist: but what if there are actually DCs for *network* inputs, impossible *external* patterns for abcd?

- ▶ Example: suppose **b=1 c=1 d=1** can never happen
- ▶ How to handle for computing SDCs for f?
- ▶ Answer: just OR in cover for these DCs in SDC expression



$$\text{SDC} = (\forall b) ([X \oplus (a+b)] + [Y \oplus ab] + bcd) =$$

= [stuff we got before without these external DCs] +


© R. Rutenbar 2001,

CMU 18-760, Fall 2001 37

SDCs

▼ Notice this works...

- ▶ Just look at the new terms we added to SDC: (**a'cdX + acdX' + cdY**)
- ▶ Pick **a'cdX** as example
 - ▷ ==> a=0 c=1 d=1 X=1 is impossible



Correct! This can only happen for input abcd = 0111 which is impossible

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 38

Controllability Don't Cares

▼ Defines those input patterns that cannot happen for specific vertices, or for entire network

- ▶ But, we've already seen these!
- ▶ **External global CDCs:** come from outside for entire network, like $b=1 \ c=1 \ d=1$ is impossible, in our example
- ▶ **Internal local CDCs:** just patterns that cannot appear at any vertex

$$= (\forall \text{ vars not inputs}) \left(\sum_{\substack{\text{vertex} \\ \text{inputs}}} (\text{local SDCs}) + \text{ext. global CDC} \right)$$


▼ SDCs versus CDCs ...?

- ▶ SDCs: think of as belonging to each **internal wire** in network
- ▶ CDCs: think of as belonging to each **internal vertex** in network

Observability Don't Cares

▼ ODCs belong to *each* output of a vertex in network

- ▶ Patterns that will make this output not observable at network output
- ▶ "Not observable" means a change $0 \leftrightarrow 1$ on this vertex output doesn't change ANY network output, for this pattern
- ▶ New example



- ▶ Look at ODC_T for output wire of vertex T

ODCs


▼ In English...

- ▶ ODC for T are patterns of inputs to the vertex for T (patterns of x, y) such that we can compute F without caring about what T is
- ▶ Since $F = xy + Tz' + T'y'$, observe
 - ▷ If $x=1 \ y=1$ then $F = 1 + Tz' + T'y' = 1$ = independent of T
 - ▷ Note there are patterns of other vars that do this too:
 - ▷ If $z=1 \ y=1$ then $F = xy + T \cdot 0 + T' \cdot 0 = xy$ = independent of T
 - ▷ If $z=0 \ y=0$ then $F = xy + T \cdot 1 + T' \cdot 1 = xy + T + T' = 1$ = indep. of T
- ▶ So, our guess is that $ODC_T = xy$
 - ▷ This is the *only* pattern that depends just on vars input to T
 - ▷ For this pattern, network output *insensitive* to changes in T
- ▶ How to compute, mechanically?

© R. Rutenbar 2001, CMU 18-760, Fall 2001 41

ODCs

▼ When is network output F *insensitive* to internal var X?



▼ Be precise



- ▶ *Insensitive* means X changes \Rightarrow but F never changes
- ▶ More precisely: if we specify F as function of X, then $F_X = F_X'$
- ▶ So, what *patterns* of the other inputs to F cause $F(\dots X=0 \dots) = F(\dots X=1 \dots)$?
- ▶ When these *patterns* are applied, changing X does **not ever matter** to output at F
- ▶ But we've already seen something close to this...

© R. Rutenbar 2001, CMU 18-760, Fall 2001 42

ODCs


Boolean difference, $\partial F / \partial X$

- ▶ Defined as $\partial F / \partial X = F_X \oplus F_{X'}$
- ▶ Recall we observed that patterns that make $\partial F / \partial X = 1$ correspond to patterns where a change in X causes some change in F



Stated differently

- ▶ Boolean difference $\partial F / \partial X$ is a function that is 1 for those patterns that make X observable




© R. Rutenbar 2001, CMU 18-760, Fall 2001 43

ODCs

But we want patterns that make vertex output X unobservable, since we don't care patterns

- ▶ So, if $\partial F / \partial X$ is patterns that make X observable
- ▶ ...then $\overline{(\partial F / \partial X)}$ is patterns that make X unobservable
- ▶ Back to our example: want to look at $\overline{(\partial F / \partial T)}$ here




$$\overline{\partial F / \partial T} = F_T \oplus F_{T'}$$

© R. Rutenbar 2001, CMU 18-760, Fall 2001 44

ODCs

▼ So $ODC_T = xy + xz' + y'z' + x'yz$

- ▶ But, same problem: can't use this to simplify vertex for T since T is only a function of x and y
- ▶ What to do?
- ▶ Same as before: *universal* quantification over vars not input to T
- ▶ In this case, want $(\forall z)(xy + xz' + y'z' + x'yz) = xy$ which is correct




© R. Rutenbar 2001, CMU 18-760, Fall 2001 45

ODCs

▼ More general: what if many network outputs?

- ▶ Only patterns that are unobservable at ALL outputs can be ODCs



AND all derivatives together, for each output


$$ODC = (\forall \text{ vars not input to } X) \left[\prod_{\text{outputs } F_i} \overline{\partial F_i / \partial X} \right]$$

= patterns that make x unobservable at ALL f outputs

© R. Rutenbar 2001, CMU 18-760, Fall 2001 46

Don't Cares, In General

▼ Why is getting these things so *very hard*?



- ▶ Because real networks are **big**, and the vertex **X** you want to simplify may be *very far* from the primary inputs, and primary outputs
- ▶ Inputs to your vertex are function of a lot of stuff
- ▶ Network outputs are functions of your vertex and lots of other stuff
- ▶ Representing all this stuff can be explosively large, even with BDDs

© R. Rutenbar 2001, CMU 18-760, Fall 2001 47

Getting Network DCs

▼ How do people do it


- ▶ In general, they don't
 - ▷ Usually suffice with getting the local SDCs, which just requires looking at outputs of antecedent vertices and computing the SDC patterns, which is easy (no big search)
 - ▷ There are also incremental, vertex-by-vertex algorithms that walk the network to compute full CDC set for **X**, and full ODC set for **X**, but these can be very expensive in space
- ▶ Also, some tricks called **FILTERS**
 - ▷ You want to find patterns you can use as don't cares to simplify vertex **X**
 - ▷ Instead of finding all such DC patterns, can restrict search to avoid patterns that cannot possibly be useful to simplify **X**
 - ▷ Such algorithms called "filters" -- they get rid of DCs you don't need
- ▶ See De Michelli for details about all this stuff
 - ▷ For us, knowing the straightforward brute force formula is **OK**

© R. Rutenbar 2001, CMU 18-760, Fall 2001 48

Example

▼ Now know enough to do this

- ▶ Simplify node **X** inside this network
- ▶ Assume pattern $a=0$ $d=0$ never occurs at network input



▼ How?

- ▶ Compute SDC for **X**, including external global $DC=a'd'$
- ▶ Compute ODC for **X** by doing $(\partial Q / \partial X)'$
- ▶ You get to use anywhere $SDC_X + ODC_X = I$ as a don't care for **X**

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 49

Summary

▼ New kinds of don't cares in multi-level networks

- ▶ Byproducts of the network model
- ▶ It's not all one big function, it's a bunch of little functions (vertices) connected by wires
- ▶ **Satisfiability DCs**: structural in origin, can't have output of a vertex not equal to the expression for that vertex
- ▶ **Output DCs**: some patterns make vertex output unobservable at network outputs
- ▶ **SDC + ODC**: for any given vertex, can use this expression as places for don't cares to simplify the vertex function

▼ In practice

- ▶ Very hard to get these, esp ODCs (see the book)
- ▶ Usually just use the local SDC from antecedent vertices
- ▶ Also, there are algorithms (*filters*) that can just go find useful don't cares for simplification

© R. Rutenbar 2001,

CMU 18-760, Fall 2001 50