## **Use Case / Application**

#### **Motivation**

- Original GameBoy hardware is not in production
- Game developers needing an accurate hardware environment for testing and optimization

#### **Use Case**


• Gamers looking to play GameBoy ROMs on modern hardware

• Developers interested in FPGA-based emulation of Gaming Systems

**MVP** 

Play Tetris and Dr. Mario





#### **DESIGN REQUIREMENTS**

Constraint


Synthesize CPU with Clock Speed 4.19MHz

Frame Output Delay < 16.7 ms

100% palette mapping accuracy

Frame Rate Consistency: • Each scanline drawn in 456 cycles • Each frame lasts 70224 cycles

• Sprite X/Y coords within ±1 pixel 90% of the time • Sprite priority and layering with > 90% correctness



#### **DESIGN REQUIREMENTS**

Constraint

> 90% Wave Frequency Accuracy


Bit-perfect Wave RAM (Channel 3)

Pitch & Volume check:
Volume envelope updates within 1 frame
Pitch sweeps change every 7.8ms step


Register Write-to-Output Latency < 10ms

Button press processed within 30 ms


Highly Modular Design



# Solution Approach - FPGA, Memory, Controller



- 114k LEs
- Support for USB 2.0, VGA, Audio CODEC
- Familiar Altera/Intel toolchain




- Memory Mapping
- Memory Controller
- Concurrent Reads & Writes
- Block RAM
- SRAM / SDRAM


# • 432 KB Block RAM + 2MB SRAM + 128MB SDRAM



- USB 2.0
- Supported by other emulators

## Solution Approach - CPU, APU






- Intel 8080-like Sharp CPU
- Cycle accurate
- Complex Memory instructions
- Interrupt Handling

4 Channels + mixer
Volume Control
FPGA CODEC to output sound

### **Solution Approach - PPU**




- sprites
- Table stores Sprite data
- blanking, V-blanking
- VGA to display screen



Handles backgrounds, windows, and

• Video RAM stores tiles & maps, OAM • Renders the screen one line at a time • 4 Modes: Sprite Searching, Drawing, H-



# Testing, Verification, Metrics [1]

Metric / Value	Test Method	Input	
Clock Speed	Synthesis	FPGA Clock	CPU operates a
CPU Accuracy	Simulation	Intel-8080 CPU tests	Cycle accurate
Frame Rate	Simulation	Custom Test ROMs	Frame Output [
Palette Mapping	Simulation	Custom Test ROMs	100% palette m
Frame Rate Consistency	Simulation	Custom Test ROMs	<ul><li>Each scanlin</li><li>Each frame</li></ul>
Sprite Position Accuracy	Simulation	Custom Test ROMs	<ul><li>Sprite X/Y c</li><li>Sprite prior</li></ul>
Qualitative Checks	Custom Script	Simulation Dump	Matches Softwa

#### Success Output

at 4.19MHz

Delay < 16.7 ms

mapping accuracy

ine drawn in 456 cycles e lasts 70224 cycles

coords within ±1 pixel 90% of the time rity and layering with > 90% correctness

vare Emulator Output with > 80% accuracy

# Testing, Verification, Metrics [2]

Metric / Value	Test Method	Input				
Wave Frequency	Oscilloscope	Set NR13/NR14 or NR33/NR34				
Wave RAM Accuracy	Oscilloscope / Logic Analyzer	Custom Input to Wave RAM				
Pitch Check	Oscilloscope	Set NR10, NR13/NR14				
Volume Check	Oscilloscope	Set NR12/NR22, trigger NR14				
Audio Output Latency	Simulation	Write NR14, measure output time				
Controller Input Lag	Video Recording	Recorded videos of Button presses				

Success Output

Wave frequency matches control register

Bit-perfect Wave RAM (Channel 3)

Pitch sweeps change every 7.8ms step

Volume envelope updates within 1 frame

Register Write-to-Output Latency < 10ms

Control register reflects correct button press within 30ms

### **Risk Mitigation**

CPU	Continuous implementation & testing; incremental
Pixel Processing Unit (PPU)	Multi-stage rendering tests; simulation unit testing
Audio Processing Unit (APU)	Verify each channel using oscilloscope & logic analy Backup: Output audio directly to GPIO pins if the co
Memory	Use BRAM for Game Boy memory, SRAM/SDRAM fo Backup: Store everything in BRAM if needed.
Controller / Input	<b>USB 2.0 NES controllers.</b> <i>Backup: Custom controller mapped to GPIO pins</i> .
Integration	Multi-step integration, rigorous system-wide testing
Misc	Workarounds for missing documentation; reference

instruction set validation.

with assertions & custom testbenches.

**lyzer.** codec fails.

or ROM storage.

ng, debugging logs for failure analysis.

e open-source software emulators.

# Schedule

			WEEK 3	WEEK 4	K 4 WEEK 5 WEEK 6				WEEK 8	WEEK 9			WEEK 12	TEEK 12 WEEK 13 WEEK 14	
			a second second second	10000000	MIT W R F	WEEK6	WEEK7	WEEK 7.5	and the second s		WEEK 10	WEEK 11		WEEK 13	With the second
Documentation				entra letterente						Construction of the					
CPU		-		-											
CPU framework	Katherine	100%													
CPU testing framework	Katherine	100%													
cycle accurate cpu framework	Katherine	100%			and the second second										
Memory ops	Katherine	65%													
Arithmatic and control flow ops	Katherine	0%					and the second second		· · · · · · · · · · · · ·						
Misc ops	Katherine	0%								_					
interupts	Katherine	0%													
Full CPU debugging	Katherine	0%								-					
Slack	Katherine	0%								k			and a start		
PPU															
Datapath Design	Bharathi	100%													
DMG PPU RTL Implementation	Bharathi	100%													
DMG PPU Single Frame Testing	Bharathi	80%	· · · · · · · · · · · · · · · · · · ·		إسرائه إسرائها		the second second								
DMG Multi-frame + Interrupt Testing	Bharathi	25%													
Datapath & RTL Updates for CGB	Bharathi	0%													
BG Single Frame Test	Bharathi	0%						والعراقا عراق							
GB Test suites + Debugging	Bharathi	0%													
Memory mapping															
Memory Datapath	Ruslana	100%													
Memory Research (into FPGA SRAM, DRAM, Flash)	Ruslana	50%													
Memory RTL Implementation	Ruslana	50%													
Basic Memory RTL Test on FPGA	Ruslana	50%													
APU															
APU Audio Codec Research	Ruslana	50%													
Audio Codec Unit Test	Ruslana	0%													
APU Datapath	Ruslana	0%													
APU RTL Implementation	Ruslana	0%													
APU RTL Test on FPGA	Ruslana	0%													
Controller							the second s		-		-		- A and the second second		Ta to to to b
Controller Input USB Research	Ruslana	50%							and the second se			7 1 1 1 1		1 1 7 1 7	
Controller Input RTL Test	Ruslana	0%					Sense and a sense of the sense								
	nuərana	4.4													
Integration			<u></u>		-		1 II maren		1 1 1 1 1 1 1 1				10 27 A 10 11		Thurs
Memory integration	Katherine/Ruslana	0%			يطلكن كالكالم										
ntegrating PPU	Katherine/Bharathi	0%								PPU/CPU		2			
llack	All	0%													
Total Integration	All	0%								Sales and and					
Testing		22223													
lest ROM framework	Katherine	0%													
Run/debug test ROMs	All	0%													
Tetris or Dr. Mario ROM	All	0%												با	
Slack	All	0%													