# **B5: ENIGMA18**

Nancy Anderson Amelia Lobo **Tanisha Sethi** 

#### **APPLICATION**

• Modernized implementation of WWII Enigma machine

#### **USE CASE**

- Educate about **historical cryptography** through hands-on encryption and decryption
- For use in museums and classrooms (**open-source**)

#### **EXISTING SOLUTIONS**

• Electromechanical (historical), software-emulators (not historically accurate)



Viewing of CMU's 3-rotor Enigma machine, Courtesy of Sam Lemley, Curator of Special Collections at CMU Libraries

#### **Quantitative Use-Case Requirements**

USE-CASE	DESIGN REQUIREMENT
I/O to represent all 26 letters of alphabet	• 26 LEDs and 26 keys
Compact size to be <b>held in two hands</b>	• Fit on DE0-Nano ( <b>49mm x 75.2 mm</b> ) header pins
Must have <b>1,054,560</b> combinations (number of configs for 3-rotor machine)	<ul> <li>Configurable rotors (pick 3 of 5)</li> <li>Configurable rotor starting position</li> </ul>
Rotor (Pick 3 of 5 Rotors): $\frac{5!}{(5-3)!}$ ways	<ul> <li>Configurable ring position</li> </ul>
$ m Starting \ Config \ (1 \ of \ 26 \ for \ 3 \ rotors): \ 26^3 = 17,576 \ ways$	
${\rm Total\ Combinations:\ 60*17, 576=1, 054, 560\ ways}$	

#### **Quantitative Use-Case Requirements**

USE-CASE	DESIGN REQUIREMENT
Hold complete encodings of <b>5</b> rotors on peripheral storage unit (configurability)	<ul> <li>Peripheral storage unit should hold</li> <li>130B of information (5 * 26B)</li> </ul>
Simulate "instantaneous" rotor rotation under human reaction time of <b>250ms</b>	<ul> <li>FPGA must read 130B in &lt;= 250ms</li> <li>SPI bandwidth &gt; 4.16 Kbps</li> </ul>
Power consumption only requires 1 standard wall outlet	<ul> <li>FPGA 5V mini-USB wall adapter</li> <li>LEDs &amp; 7-seg displays operate at 3.3V from GPIO pins</li> </ul>
<b>100%</b> of computation and interfacing should be done on FPGA	<ul> <li>Must use &lt;= 70 GPIO pins (not including GND, 3.3V, 5V)</li> </ul>

# **System Specification**





- **Potentiometer (3):** Handles setting rotor number, rotor starting, ring position via FPGA ADC pins
- **7-segment display (8):** Display Enigma settings
- Button (8): Change Enigma settings
- LED matrix (26): Lampboard

#### **Implementation Plan: PCB Schematic** an III DEO-CV Terasic 154 5 pin header For MAX7219 On header C ... MAX7219 5 pin header For MAX7219 SN THHEILSN SER - 8614 • SN 74HCS15 Buitan I - SRCLA GND - SRCLR - RCLK LAMPBOARD

### **Implementation Plan: PCB Tradeoffs**

CHOSEN	CONSIDERED	JUSTIFICATION
Shift Registers	Multiplexers	Optimized FPGA pin usage (70 pins) to reduce hardware complexity
MAX7219 7-Segment Display	LCD Display	Use of SPI protocol (only 3 pins) for efficient communication with <b>low power consumption</b>
Single SD Card	3 SD Card Readers	<b>Historical accuracy</b> for customisable encodings Streamlined <b>user experience</b> by reducing unnecessary hardware
External Keyboard	Custom PCB Keyboard	Enhanced <b>accessibility</b> with a <b>safer</b> , user-friendly interface (reduced exposure to live PCB components)
Panel-mount rotary potentiometer	Rotary shift potentiometer	Smoother analog input for precise control to improve reading <b>accuracy</b>

#### **Implementation Plan: FSMs**





#### Rotor 0-2 FSMs

- Handles rotor setting inputs from buttons and potentiometer
- Handles updates to 7-segment output

#### Keyboard FSM

• Rotates rotors and encrypts plaintext to ciphertext on keypress

# **Implementation Plan: RTL**



- Input key from keyboard
- Read microSD
   card via SPI

- Select rotors, starting settings, and ring settings through PCB
- Reverse encryption though reflector module

## **Testing, Verification, Validation**

AREA	TEST METHOD	DESIGN REQUIREMENT
PCB	Design Rule Check	Verify design meets manufacturing requirements with <b>0 errors</b>
	Electrical Rule Check	Verify power and ground connections with <b>0 errors</b>
	Multimeter	Continuity test, ensure proper fabrication with 0 open circuits
Peripherals	H2TestW for microSD	10 tests show 0% data corruption on 130B of rotor encodings
RTL Synthesis	Peripheral unit testing	<ul> <li>Lampboard: Lights up random sequence of 50 letters</li> <li>MicroSD: Read and write 10 times with different rotor encodings</li> <li>Keyboard: Type for 2 minutes, ensure all letters accurate</li> </ul>
	Integrative user testing	• Test Enigma machine on <b>5 people</b> , have them change each rotor number, rotor setting, and ring setting

#### **Testing, Verification, Validation**

AREA	METHOD	DESIGN REQUIREMENT
RTL Simulation	Constrained Random Tests	Rotor logic <b>100% accuracy</b> : Input <b>500</b> randomized <u>plaintext</u> characters $\rightarrow$ <u>ciphertext</u> $\rightarrow$ <u>plaintext</u> <b>20</b> randomized Enigma settings
		MicroSD: 20 randomized 130B sequences with SPI protocol
		Keyboard: 20 randomized 200 inputs with matrix scanner algorithm
	Directed Testing	Corner cases and general cases
	Model Checking	Immediate and concurrent assertions

### **Testing, Verification, Validation**

RISK	MITIGATION
Faulty PCB fabrication	Unit test with breadboard components
FPGA ADC pins do not have sufficient resolution for 26 letters	<ul> <li>SMD potentiometer (vs through-hole)</li> <li>Alternatively use buttons alone to encode rotor information</li> </ul>
Unable to read from microSD card into FPGA	<ul> <li>Hardcoded RTL rotor encodings</li> <li>Rotors can still be selected via buttons</li> </ul>
Keyboard matrix scanner algorithm fails	• Alternatively can use the USB OTG on the FPGA to interface with a USB peripheral keyboard

# **Project Management**





▼ Schematic

**EMBEDDED TEAM**: Tanisha + Nancy **VERILOG TEAM**: Amelia + Nancy