

# Control

## Interfaces by Protocol

### I2C

POT\_SCL: I2C1\_SCL

POT\_SDA: I2C1\_SDA

(other protocols similar:)

pot\_write(): add control data to kernel buffer and enable TxE interrupt

pot\_isr(): move data from kernel buffer to i2c data register, clear interrupt

Use circular buffer (producer-consumer), and warn & block when buffer is full.

### SPI

LCD\_DB6: SPI1\_SCK

LCD\_DB7: SPI1\_MOSI

DMA2 stream 3 channel 3, SPI1\_TX

### SPI / TDM

ADC\_BCK: I2S3\_CK

ADC\_LRCK: I2S3\_WS

ADC\_DOUT: I2S3\_SD

DMA1 stream 0 channel 0, SPI3\_RX

### CLK

MCLK: MCO1

Reference: ref manual 6.2.10 Clock-out capability (p. 158)

### I2S

BT\_RFS: left/right clock, I2S2\_WS

BT\_SCLK: bit clock, I2S2\_CK

BT\_DR: data, I2S2\_SD

Bus: APB1

DMA1 stream 4 channel 0, SPI2\_TX

Reference:

BM83 design guide 3.4 Audio Input to BM83 Source

Ref manual 28.4 I2S functional description

left\_data, right\_data, left\_data, right\_data, ...

## UART

BT\_RXD: USART2\_TX

BT\_TXD: USART2\_RX

Reference:

BM83 host MCU development guide 5.1 Connections Between BM83 and PIC 32 MCU

## FSMC (LCD Parallel)

LCD\_DB<7:0>: FSMC\_D0-7

LCD\_CS1B: FSMC\_NE1, active low chip select

LCD\_RW-WR: FSMC\_NWE

LCD\_A0: FSMC\_A16

Bus: AHB3

## GPIO

BT\_MFB: BM83 wake up

BT\_RST\_N: BM83 reset (active low)

BT\_P0\_0: uP wake up

CH<3:0>\_SDB: pre-amp channel shutdown

EFFECT\_SEL<3:0>

ADC\_CS<3:0>

ADC\_IRQ

LCD\_RW-WR

LCD\_A0

LCD\_CS1B, LCD\_E-RD = ~CS1B

LCD\_/RES

RENC\_A [input]

RENC\_B [input]

RENC\_1 [input]

RENC\_2 [input]

FOOTSWITCH\_T1

FOOTSWITCH\_T2

Should all be one time program events (can be atomic)

## Interfaces by Functional Block

### Pre-amp

#### CH<3:0>\_SDB (GPIO)

Active-low, assert CHN\_SDB to shut down the amplifier for channel N.

#### POT\_SCL & POT\_SDA (I2C)

I2C bus for controlling the digital potentiometers. See the Digipot I2C Bus Address Table for addressing and the [MCP4451 Datasheet](#) for commands. Shared with the Analog Effect.

### Analog Overdrive

#### EFFECT\_SEL<3:0> (GPIO)

When EFFECT\_SEL<N> is asserted, the Analog Effect is enabled on channel N.

#### POT\_SCL, POT\_SDA (I2C)

(shared with pre-amp)

### ADC

#### MCLK (clock)

Master Clock supplied by the uP to the ADC(s). Should be at least 6 MHz to achieve desired sample rate.

#### ADC\_BCK, ADC\_LRCK, ADC\_DOUT (SPI / TDM)

SPI bus for 4-channel TDM data from ADC

#### ADC\_IRQ (GPIO)

Clip detection

#### SCL, SDA (I2C)

Control; shared with pre-amp and analog effect

### Bluetooth

#### BT\_RFS, BT\_SCLK, BT\_DR (I2S)

#### BT\_RXD, BT\_TXD (UART)

#### BT\_MFB (GPIO)

BM83 wakeup

#### BT\_RST\_N (GPIO)

BM83 reset

Reference:

BM83 design guide 3.0 AUDIO TRANSCIEVER SOLUTION (p. 28)

BM83 host MCU development guide 5. UART Communication Protocol (p. 29)

Setting BM83 parameters: (e.g. I2S slave mode)

1. Creating .HEX file: IS2083/BM83 Bluetooth Applications Design Guide Appendix B (p. 46)
2. Programming the .HEX file: BM83 Bluetooth Audio Development Board User's Guide 5. Firmware Update  
"It is possible to update only this config file by only selecting this .HEX file in the update process and selecting image number to 1 in the isUpdate tool."

## LCD

LCD\_DB6, LCD\_DB7 (SPI)

SPI slave with only input data (MOSI)

LCD\_RW-WR (GPIO)

read/write select (6800) (0=write; 1=read)

LCD\_A0 (GPIO)

register select (0=command; 1=data)

LCD\_CS1B, LCD\_E-RD (GPIO)

E-RD is enable pin (6800), always ~CS1B

LCD\_/RES (GPIO)

active low reset

Reference:

<https://www.digikey.com/en/products/detail/newhaven-display-intl/NHD-C12864WC-FSW-FBW-3V3-M/2626409>

## Rotary Encoder (RE)

RENC\_A, RENC\_B (GPIO)

encoder channel A and B

RENC\_1, RENC\_2 (GPIO)

push button

Reference:

<https://www.digikey.com/en/products/detail/bourns-inc/PEC12R-3220F-S0024/4699265>

## Foot Switch

FOOTSWITCH\_T1, FOOTSWITCH\_T2 (GPIO)

footswitch output throw 1 and 2

Reference:

[https://www.amazon.com/Lovermusic-Plastic-Electric-Momentary-Non-latching/dp/B07CKB6PDV/ref=cm\\_cr\\_arp\\_d\\_pl\\_foot\\_top?ie=UTF8](https://www.amazon.com/Lovermusic-Plastic-Electric-Momentary-Non-latching/dp/B07CKB6PDV/ref=cm_cr_arp_d_pl_foot_top?ie=UTF8)

# Kernel Logic Flow

setup()

Main loop:

```
input = get_adc()    // get one unit of work from kernel ADC SPI read buffer; properly deal with
channel TDM by seperating data for each channel
output = process(input)    // process one unit of work
ble_send(output)    // add processed work to BT I2S write buffer
```

Interrupts:

DMA handles continuous ADC SPI read and BT I2S write updates

DMA handles LCD SPI writes

```
rotary_encoder_isr() {
    action = parse_re_data()
    update_lcd(action)
    If (select setting) {
        update system state variables stored in kernel // take effect in next loop iteration
    }
}
```

Function details:

**byte[] process(byte[] input)**

Process the audio piece based on digital effect enable flags

If no effects, output = input

**update\_lcd(action)**

Compute new display data from RE action and update kernel data structure

\* this function should NOT block

Then DMA will gradually send out all the updated data through SPI

Other features To-do:

Clipping indicator

Automatic gain control (ADC clip -> ADC auto control AND/OR turn down pre-amp gain) with enable/disable

# Latency Calculations

Data rate: 88.2 KB/s per channel

Put kernel SRAM data size upper bound into memory calc sheet!

## SRAM vs. Flash

Flash writes:

“the internal flash memory controller in the STM32's won't allow any writes unless the entire page is cleared.”

(<https://electronics.stackexchange.com/questions/433401/how-to-properly-use-stm32-flash-memory-as-an-eprom> )

Data sheet:

RAM memory is accessed (read/write) at CPU clock speed with 0 wait states

Flash: 168 MHz with 5 wait states; no wait state w/ ART (only for read)

Table 40. Flash memory programming gives erase time for 16K (400ms) to 128K (2s) sectors

Memory we need (especially for reverb alone): see [analysis](#)

## SPI + DMA latency & bandwidth

“To operate at its maximum speed, the SPI needs to be fed with the data for transmission and the data received on the Rx buffer should be read to avoid overrun. To facilitate the transfers, the SPI features a DMA capability” (reference manual 28.3.9)

1MB/s baud rate - should be sufficient

# Digital Signal Processing