

4/20/19

I had to take the core and appropriately wrap it in normal verilog and then package it through the Xilinx flow, but after a lot of syntax tweaking I was able to add it to a normal IP design and connect it to the supervisor ARM core in the IP packager. This is flow we will be using to test the core on the FPGA, so getting this working was an important step to our FPGA testing as well as further timing benchmarks in a real memory interconnect.

I broke out the standard output I had been using in simulation only for testing prints, and instead made it a full fledged stream which could be hooked up to an AXI-FIFO, which allows the core to be tested with printing on the actual FPGA.

We sat down and narrowed down exactly what vector instructions we are going to support. We knew already that we were only going to support 32-bit floating point, but we also got rid of a lot of the vector load/store instructions, since our access model is going to be very simple due to the limitations of the FPGA internal memory.

