Cyril Agbi (cyrila) Team: A3

18500: Capstone Log

WEEK	Task(s) Completed	Status	Comments
Jan. 20-26	- Reused/edited FPU adder from 18340	On	
	- Reused/edited FPU multiplier from 18340	time	
Jan. 27 -	- Made a FPU square root module	On	*Need to test for
Feb. 2	- Discussed with David about optimizing the	time	correctness more
	FPU for the FPGA		vigorously
	- Created a rough FPU block diagram		*The square root
			module does not
			handle denormal
			numbers well
Feb. 3-9	- Made a FPU division module	One	*Division Module
	- Read assigned reading for Capstone	time	has multiple errors
	- Made a program to randomly generate FPU		[FIXED 2/7/19]
	test cases		**NOTE: the current
	- Debugged division module		tests show some of
			the FPU results to be
			very slightly off.
Feb. 10-16	- Met with David to learn/discuss how to	A little	*Needed to spend
	rewrite the FPU in terms of System Verilog	behind	time on other classes
	functions		*Make rounding
	- Started to functionalize modules		function for FPU
	(Functionalized division and multiplication)		
(Feb. 17-23)	- Finish rewriting FPU in terms of functions	n/a	*Might not really get
	- Test/debug the FPU		into pipeline until
	- Work out a better way to pipeline FPU		next week