

FPGA-Assisted Verification

Team A1: Xiran Wang, Ali Hoffmann, Grace Fieni



Motivation

Hardware design must be thoroughly verified before production

- Traditionally done in simulation, which is **slow**

Our project: run tests through FPGA instead

- Fast hardware clock enables **better performance**
- Tests are run on **actual hardware**

Key requirements

Performance:

- 3x speedup relative to simulation


Input end:

- Test cases can have 1 ~ 20,000 instructions
- Test cases can be customized and randomized by user

Output end:

- Provide exactly the instruction that failed

System block diagram



More on the system: GUIs

Web app hosted on anvil.works

[Live demo!](#)

Testing: performance

For 20,000 instructions,

Simulation: **2 seconds**

Our system: **0.9765 second**

Note: we pipeline sending data to FPGA, processing, and receiving data. Speed is determined by slowest stage (receiving)


- 20 bits/instr to receive -> 400,000 bits to receive total -> 500,000 bits with start and stop
- $500,000 \text{ bits} / (512,000 \text{ bits/second}) = 0.9765 \text{ second}$

=> speedup \approx 2.04x

An aside on what could have been...

For 20,000 instructions,

Gigabit Ethernet (1000 Mbits/second), could have taken **~0.0004 seconds**



Lessons learned

Don't be married to one implementation idea!

- That idea may take much longer than expected and/or may not work
- Must have backup plans
- Be willing to sacrifice some metrics for other more important ones

Testing: customization/randomization

Example test vector

Customization form

Enter test case file name:

Pass conditions:

- Customizations applied correctly
- Randomized parameters have about uniform distribution if test case large (> 500 instructions)


Have tested with 20 test vectors

r8 r9 r10 r11
 r12 r13 r14 r15

GENERATE TEST CASE

Example results

Instruction distribution



Testing: failure report

Example test vector

Test case:

ADDI r1, r1, 1 # $r1 = 1$

ADDI r2, r1, 1 # $r2 = r1 + 1 = 2$

ADDI r0, r1, 1 # *no effect (r0 not written to in ISA)*

ADDI r3, r1, 1 # $r3 = r1 + 1 = 2$

Bug:

r0 is written to

Example results

Failure at instruction #3

Register comparison table shows
r0 is incorrect

Pass condition:

- Failure reported at exact expected location

Have not yet tested due to system being incomplete

