

FPGA-Assisted Verification

Team A1: Xiran Wang, Ali Hoffmann, Grace Fieni




Our project: run tests through FPGA instead


Fast hardware clock enables **better performance** than software simulators

Why FPGA?

- Low cost
- Low power
- Reconfigurable



More concretely...



The DUT will be a single-cycle RISC processor with a limited instruction set.

Requirements

- Execute arbitrary test cases comprised of valid instructions from ISA
- Randomized test cases
- Runtime speedup of 3x relative to simulation
- Cycle-by-cycle correctness checks

Why these requirements?

- Randomization
 - Finds unanticipated bugs
 - Required for framework to be useful
- 3x speedup
 - e.g. 24 hrs -> 8 hrs (1 day -> overnight)
- Cycle-by-cycle checks
 - Indicating origin of failure eases debugging

Challenges

Need to send test cases to and obtain results from the FPGA

FPGAs have **limited memory** and **I/O bandwidth**

→ Balance what is stored on FPGA vs. send across communication channel

→ Carefully choose communication protocol


Challenge mitigation

Find a communication protocol that meets the speedup requirement through benchmarking and research

Protocols under consideration:

- JTAG
- USB
- Ethernet


Solution



Testing + Benchmarking

- Randomization
 - look at test cases to see if different values are generated
- 3x speedup
 - time simulation and FPGA approach
- Cycle-by-cycle checks
 - insert bugs into DUT and check failure at correct clock cycle

Tasks



Schedule

		9/19/2021	Proposal Slides - U 9/19														Design Slides - U 10/3; Design Presentation - M 10/6; Ethics - M 10/18														Final Slides - U 11/28; Final Presentation																																	
Everyone			Proposal Presentation - M 9/20														Design Slides - U 10/3; Design Presentation - M 10/6; Ethics - M 10/18														Final Slides - U 11/28; Final Presentation																																	
Grace & All			Proposal Presentation - M 9/20														Design Slides - U 10/3; Design Presentation - M 10/6; Ethics - M 10/18														Final Slides - U 11/28; Final Presentation																																	
All			Proposal Presentation - M 9/20														Design Slides - U 10/3; Design Presentation - M 10/6; Ethics - M 10/18														Final Slides - U 11/28; Final Presentation																																	
Grace			Proposal Presentation - M 9/20														Design Slides - U 10/3; Design Presentation - M 10/6; Ethics - M 10/18														Final Slides - U 11/28; Final Presentation																																	
Xiran			Proposal Presentation - M 9/20														Design Slides - U 10/3; Design Presentation - M 10/6; Ethics - M 10/18														Final Slides - U 11/28; Final Presentation																																	
			September							October							November																																															
			Week 4		Week 5		Week 6		Week 7		Week 8		Week 9		Week 10		Week 11		Week 12																																													
			U	M	T	W	R	F	S	U	M	T	W	R	F	S	U	M	T	W	R	F	S	U	M	T	W	R	F	S	U	M	T	W	R	F	S	U	M	T	W	R	F	S	U	M	T	W	R	F	S													
Task Title	Task Owner	Status	19	20	21	22	23	24	25	26	27	28	29	30	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Phase 1																																																																
Research communication protocols																																																																
subtask: research JTAG	All																																																															
subtask: research Ethernet	Grace																																																															
subtask: research USB	Xiran																																																															
Implement chosen communication protocol																																																																
subtask: set up simple DUT	Grace & All																																																															
subtask: successfully send data to DUT	Grace & All																																																															
subtask: successfully receive data from DUT	Grace & All																																																															
Create SW golden model																																																																
subtask: determine ISA	Xiran																																																															
subtask: implement ISA in high-level language	Xiran																																																															
Phase 2																																																																
Create DUT in SV																																																																
subtask: design datapath	Xiran																																																															
subtask: implement datapath	Everyone																																																															
subtask: testing	All																																																															
Finalize I/O FPGA Modules	Grace & All																																																															
Create simple test to send	Grace																																																															
Create output comparator	Xiran																																																															
Integration	Everyone																																																															
Benchmark performance	All																																																															
Phase 3																																																																
Set up random test scripts	Grace																																																															
Display output in user friendly fashion	Xiran																																																															
Introduce bugs to DUT	All																																																															
Benchmarking + Testing	Everyone																																																															