# **FPGA-Assisted Verification**


Team A1: Xiran Wang, Ali Hoffmann, Grace Fieni



## Verification: bottleneck of chip-design process

Hardware design must be thoroughly verified before production

- Traditionally done using software simulation tools, which are slow
- This phase of development process can take months




## Our project: run tests through FPGA instead


Fast hardware clock enables **better performance** than software simulators

Why FPGA?

- Low cost
- Low power
- Reconfigurable



#### More concretely...



The DUT will be a single-cycle RISC processor with a limited instruction set.

### Requirements

- Execute arbitrary test cases comprised of valid instructions from ISA
- Randomized test cases
- Runtime speedup of 3x relative to simulation
- Cycle-by-cycle correctness checks

## Why these requirements?

- Randomization
  - Finds unanticipated bugs
  - Required for framework to be useful
- 3x speedup
  - e.g. 24 hrs -> 8 hrs (1 day -> overnight)
- Cycle-by-cycle checks
  - Indicating origin of failure eases debugging

### Challenges

Need to send test cases to and obtain results from the FPGA

FPGAs have **limited memory** and **I/O bandwidth** 

→ Balance what is stored on FPGA vs. send across communication channel

→ Carefully choose communication protocol


# **Challenge** mitigation

Find a communication protocol that meets the speedup requirement through benchmarking and research

Protocols under consideration:

- JTAG
- USB
- Ethernet


#### **Solution**



# **Testing + Benchmarking**

- Randomization
  - look at test cases to see if different values are generated
- 3x speedup
  - time simulation and FPGA approach
- Cycle-by-cycle checks
  - insert bugs into DUT and check failure at correct clock cycle

### Tasks



#### Schedule

Everyone	3 -	9/19/2021		Dron	oral Citi							Dec los	Elder	1110/2	Decia	Decos	tation	1015	Ethlar	MIDI	0								leal Cilde		D. Eler	Droc ontatio
Grace & All		9/19/2021	1 Proposal Sittles - U 9/19 Proposal Piesentation - M 9/20 September							Design Sides - U 10/3; Design Presentation - M 10/6; Ethics - M 10/18														Final Sildes - U 11/28; Final Presentation								
Grade & All	-									October																						
Of Grace		Week 4 Week 5						Uctober Week 6 Week 7 Week 8 Week 9											November Week 10 Week 11 Week 12													
Xiran																																WRF
Task Title	Task Owner	Status																														
Phase 1	Is an Owner	3 10 10 8	19 20 2	21 22	23 24 1	10 20 21	20 29	30 1	4 .		0	/ 0	9 10	11 14	13 14	13 10	17 10	19 20 .	21 22 2	23 24	23 20 .	21 20	29 30	31 1	2 3	+ 0	0 /	0 3	10 11	12 13	4 13 1	6 17 18 1
Research communication protocols			11111	-		-						_	-				-															
subtask: research JTAG	AL	÷		-																												
		-			100				_																							
subtask: research Ethernet									_																							
subtask: research USB	Xiran	*							-	-						_	-													_		
implement chosen communication protocol																																
subtask: set up simple DUT	Grace & All					-						_		- 22																		
subtask: successfully send data to DUT	Grace & All																			-												
subtask: successfully receive data from DUT	Grace & All	*																														
Create SW golden model						1 17																										
subtask: determine ISA		¥																														
subtask: Implement ISA In high-level language	Xiran	*																														
	-		1011								1																					
Phase 2																								_								
Create DUT In SV											1		110																			
subtask: design datapath	Xiran	*																														
subtask: Implement datapath	Everyone	*																														
subtask: testing	AL	*															1															
Finalize VO FPGA Modules	Grace & All	*																														
Create simple test to send	Grace	Ŧ.																														
Create output comparator	Xiran	*																														
Integration	Everyone	-																														
Benchmark performance	AL	*																														
Phase 3										1																						
Set up random testingscripts	Grace	*																														
Display output in user friendly fashion	Xiran	*																														
Introduce bugs to DUT	AL	*																														
Benchmarking + Testing	Everyone	*																														
and the second																																