This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Last revision Both sides next revision | ||
techdocs [2014/01/12 23:53] rachata |
techdocs [2015/04/20 20:06] rachata |
||
---|---|---|---|
Line 6: | Line 6: | ||
==== MIPS ==== | ==== MIPS ==== | ||
- | Throughout this course, we will use the MIPS R4000 User's Manual (1994) as the definitive specification for the MIPS ISA. All other MIPS-related material provided below are only for your benefit. | + | Throughout this course, we will use the MIPS Architecture Reference Manual as the definitive specification for the MIPS ISA. All other MIPS-related material provided below are only for your benefit. |
* {{mips_r4000_users_manual.pdf| (1.5MB) MIPS R4000 Microprocessor User’s Manual (1994)}} | * {{mips_r4000_users_manual.pdf| (1.5MB) MIPS R4000 Microprocessor User’s Manual (1994)}} | ||
Line 24: | Line 24: | ||
* (Note: IA-64 is different from Intel 64 and is **not** an x86 ISA.) | * (Note: IA-64 is different from Intel 64 and is **not** an x86 ISA.) | ||
- | ==== ARM ==== | ||
- | * ARM Architecture Reference Manual | ||
- | * [[https://www.scss.tcd.ie/~waldroj/3d1/arm_arm.pdf|Manual (5MB)]] | ||
- | * ARM Architecture Instruction Quick Reference | ||
- | * {{arm-instructionset.pdf|Quick Ref (.5MB)}} | ||
==== Alpha ==== | ==== Alpha ==== | ||
Line 46: | Line 41: | ||
* {{lc3b-figures.pdf|LC-3b Figures from Appendix C}} | * {{lc3b-figures.pdf|LC-3b Figures from Appendix C}} | ||
* {{18447-lc3b-pipelining.pdf|Pipelined LC-3b Microarchitecture}} | * {{18447-lc3b-pipelining.pdf|Pipelined LC-3b Microarchitecture}} | ||
+ | |||
+ | ==== ARM ==== | ||
+ | * ARM Architecture Reference Manual | ||
+ | * [[https://www.scss.tcd.ie/~waldroj/3d1/arm_arm.pdf|Manual (5MB)]] | ||
+ | * ARM Architecture Instruction Quick Reference | ||
+ | * {{arm-instructionset.pdf|Quick Ref (.5MB)}} | ||
+ | * ARM university teaching material: {{http://www.arm.com/support/university/educators/architecture/index.php| Link}} | ||
+ | * There are interesting and potentially useful slides on the ARM ISA: | ||
+ | * {{http://www.arm.com/files/ppt/ARM_Teaching_Material.ppt| ARM Teaching material}} | ||
+ | * {{http://www.arm.com/files/ppt/ARM_Processors_and_Architectures_-_Uni_Program_.pptx| ARM Univ. Program}} | ||
+ | * {{http://www.arm.com/files/pdf/ARM_Arch_A8.pdf| A8 Architecture}} | ||
===== Software Tools ===== | ===== Software Tools ===== | ||
Line 51: | Line 57: | ||
==== Cadence ==== | ==== Cadence ==== | ||
* ''ncvlog.pdf'': {{ncvlog.pdf| Cadence NC-Verilog Simulator Help 8.2 (2008)}} | * ''ncvlog.pdf'': {{ncvlog.pdf| Cadence NC-Verilog Simulator Help 8.2 (2008)}} | ||
- | * ''simvision.pdf'': {{simvision.pdf|SimVision User Guide 8.2 (2009)}} | ||
- | * ''simviscmdref.pdf'': {{simviscmdref.pdf|SimVision Command Language Reference 8.2 (2009)}} | ||
==== Xilinx ==== | ==== Xilinx ==== | ||
* ''xst.pdf'': [[http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/xst.pdf|XST User Guide for Virtex-4, | * ''xst.pdf'': [[http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/xst.pdf|XST User Guide for Virtex-4, | ||
Virtex-5, Spartan-3, and Newer CPLD Devices 14.2 (2010)]] | Virtex-5, Spartan-3, and Newer CPLD Devices 14.2 (2010)]] | ||
+ | |||
+ | ==== System Verilog Tutorials ==== | ||
+ | * {{http://www.asic-world.com/systemverilog/tutorial.html|ASIC World System Verilog Tutorial}} | ||
+ | * {{http://www.eda.org/sv/SystemVerilog_3.1a.pdf|SystemVerilog 3.1a Language Reference Manual}} | ||
+ | |||
+ | ==== Verilog Tutorials ==== | ||
+ | While this class will focus on System Verilog, these Verilog manuals are useful for additional studies: | ||
+ | * {{synth-verilog-cummins.pdf|Cummings, Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill}} | ||
+ | * {{goodrtl-parkin.pdf|Parkin, Writing Successful RTL Descriptions in Verilog}} | ||
+ | * {{18447-sv-to-verilog.pdf|18-447 Handout: Moving from System Verilog to Verilog}} | ||
+ | * [[http://users.ece.utexas.edu/~patt/12s.382N/tools/verilog_manual.html|Online Verilog Manual (UT-Austin EE 382N)]] | ||
+ | * {{hdlcv.pdf|HDL Compiler for Verilog Reference Manual by Synopsys.}} |