18-347 Lecture 5

Computer Arithmetic I: Adders & Shifters

Prof. Rob Rutenbar rutenbar@ece.cmu.edu http://www.ece.cmu.edu/~ece347



Note bug fixes on a few slides, as done in lecture...

CMU ECE347 - Spring 2001

Lec.05 - 1

Where Are We?

	М	Т	w	Th	F	
Jan	15	16	17	18	19	1
	22	23	24	25	26	2
Feb	29	30	31	1	2	3
	5	6	7	8	9	4
	12	13	14	15	16	5
	19	20	21	22	23	6
Mar	26	27	28	1	2	7
	5	6	7	8	9	8
	12	13	14	15	16	9
	19	20	21	22	23	10
Spring Break	26	27	28	29	30	11
Apr	2	3	4	5	6	12
	9	10	11	12	13	13
	16	17	18	19	20	14
	23	24	25	26	27	15
May	30	1	2	3	4	16

- ► We've seen the programmer's view
- ► Now we'll see the hardware designers view
- ► Today:
 - Adders & shifters
- ► Monday:

CMU ECE347 - Spring 2001

Readings for the Week/Announcements

- ► Today
 - Chapter 4, Sections 4.1-4.5
- Wednesday
 - Chapter 4, Section 4.6
- Readings for each lecture: on the class web page

CMU ECE347 - Spring 2001

Lec.05 - 3

Computer Arithmetic—Why Bother?

- ► Computer architecture sounds "cool"
- ► Computer arithmetic sounds "not"
- So...why do this? 3 big reasons

 - > Increasing number of applications depend on fast or special computation
 - Scientific apps predicting the weather; media apps mpeg, mp3
 - > You don't know how to build the very fast components we need to use today

 - > Present several interesting speed/complexity tradeoffs

CMU ECE347 - Spring 2001

Today's Menu:

- Stuff we assume you remember
 - ▷ Basic signed representations, basic ripple-carry adders
- Stuff we assume you don't remember (or never saw)
 - > Fast adder design—basic lookahead carry architectures
 - ▷ Recursive lookahead architectures for very wide, fast adders
- New stuff

CMU ECE347 - Spring 2001

Lec.05 - 5

Basics: Two's Complement Numbers


- 2s comp. encodes negative nums via an arithmetic transform

$$b_{31} (-2^{31}) + b_{30} (2^{30}) + b_{29} (2^{29}) + ... + b_1 (2^1) + b_0 (2^0)$$

CMU ECE347 - Spring 2001

Two's Complement Operations

- ▶ Negating a 2s complement number: invert all bits and add 1
- Converting n-bit numbers into numbers with more than n bits:
 - > You have to do sign extension: copy 2s comp sign bit into higher order bits



CMU ECE347 - Spring 2001

Lec.05 - 7

Application in the MIPS ISA

- Arithmetic on MIPS 16 bit immediates
- MIPS ISA weirdness...

 - > This is not what the name suggests the instruction does
 - Despite its name, <u>addiu</u> is used to add constants to signed integers when we don't care about overflow (more later − ie, when the num gets too big or too negative)
 - MIPS has no subtract immediate instruction and negative nums need sign extension, so the MIPS architects decided to sign-extend the immediate field to make it possible to do a sort of "subtract immediate" by adding a negative 16bit immediate

CMU ECE347 - Spring 2001

Basics: Binary Addition & Subtraction

Just like in grade school (carry/borrow 1s)

```
0111 0111 0110
+ 0110 - 0110 - 0101
```

- ► Two's complement operations easy
 - > Subtraction accomplished by doing addition of negative numbers

```
0111 positive 7
+ 1010 negative 6

carry 1 0001 positive 1, and we usually ignore carry/borrow out
```

-except in cases of overflow and underflow
 - ▷ Overflow: result too positive (too big) for finite computer word)

CMU ECE347 - Spring 2001

Lec.05 - 9

Detecting 2s Complement Overflow

- ▶ Its generically just called "overflow"
- ▶ When can it not happen?
 - > No overflow when adding a positive and a negative number
 - ▷ No overflow when signs are the same for subtraction
- ▶ When can it actually happen?
 - > You overflowed when adding two positives yields a negative

 - > or, subtract a negative from a positive and get a negative
 - > or, subtract a positive from a negative and get a positive
- ▶ Consider the operations A + B, and A B
 - Can overflow occur if B is 0 ?
 - Can overflow occur if A is 0 ?

CMU ECE347 - Spring 2001

Effects of Overflow


- ► An exception (interrupt) occurs

 - > Interrupted address is saved for possible resumption
- ▶ Don't always want to detect overflow: unsigned MIPS instructions addu, addiu, subu
- ► Let's look at implementing addition...


CMU ECE347 - Spring 2001

Lec.05 - 11


Basics: 1-bit Full Adder Implementation




Standard Approach: 6 Gates (or 5 Gates)



CMU ECE347 - Spring 2001






What's Wrong with the Ripple Carry Adder?

► Logic depth depends on semiconductor technology

- A reasonable, current model of "the delay of 1 typical gate" is called the FO4 delay
- ▷ It's the delay thru one ordinary inverter, driven by an inverter, loaded by 4 inverters



► FO4 delay has been falling off linearly with technology scaling

▶ Pretty good formula for worst case FO4 delay: 0.5 ns/micron * (process feature size)


CMU ECE347 - Spring 2001

Lec.05 - 15

What's Wrong with the Ripple Carry Adder?

Using the FO4 formula

- \triangleright In a process with 0.5micron CMOS features: FO4 = 0.5 * 0.5 = 0.25ns = 250ps
- \triangleright In a leading edge 0.15micron process: FO4 = 0.5 * 0.15 = 0.075ns = 75ps
- ▶ At 1GHz, with FO4=75ps/gate, you get 1000ps/75ps = 13 gate delays in 1 clock tick




At roughly 2 gate delays per full adder, this ripple Adder is at $\sim 64*2$ FO4 delays. Can YOU build a 64 bit adder with only 13 gate delays??

CMU ECE347 - Spring 2001

Aside: Levels of Gates Per Clock in uPs

► Gates/clock, normalized via FO4 delay, have been falling

- ▷ Clock speeds have just been scaling aggressively, but...there's a limit here
- ▷ It's hard to design a processor with only 16 gate delays per clock tick. Very hard for 8/tick



Data from Mark Horowitz, EE Dept Stanford Univ


CMU ECE347 - Spring 2001

Lec.05 - 17


Design Trick: Fast Adders via Lookahead

▶ Basic problem

- ▷ We need to fix this: it needs to be constant, at least for "small" adders




CMU ECE347 - Spring 2001





CMU ECE347 - Spring 2001

- ► Turns out there's a nice pattern to the logic in this lookahead box
 - ▶ Think about a single full adder, and how carries "happen" in it
 - □ Turns out, there's exactly 2 ways a carryout "happens", ie, can get set to be "1"




CMU ECE347 - Spring 2001

Basic Lookahead Adder

- ► Give these 2 unique "carry happens" events names
 - When a,b are set so that a carryout is just generated: g = generate = a*b
 - When a,b are set so that a carryin passes to be carrout: p = propagate = a ⊕ b
- ► Write equation for carryout for a single adder in this notation

Carryout = "either I generated it, or, I propagated the carryin to carryout"




CMU ECE347 - Spring 2001

Lec.05 - 21

Baic Lookahead Adder

- ▶ With this notation, can see "pattern" for each intermediate carry




ie, either stage0 generated it or, C0 propagated thru stage 0

CMU ECE347 - Spring 2001

Baic Lookahead Adder

► Keep going, use the pattern




C2 = g1 + p1g0 + p1p0C0

ie, either stage1 generated it or, stage1 propagated a carry generated in stage0 or, stage1 and stage3 propagated the Cin

CMU ECE347 - Spring 2001

Baic Lookahead Adder

► Keep going, use the pattern




C3 = g2 + p2g1 + p2p1g0 + p2p1p0C0

CMU ECE347 - Spring 2001

Lec.05 - 24

Baic Lookahead Adder

- ► Keep going, use the pattern




$$C4 = g3 + p3g2 + p3p2g1 + p3p2p1g0 + p3p2p1p0C0$$

CMU ECE347 - Spring 2001


Lec.05 - 25


Basic Lookahead Adder

- ► So—YES, we can do all the carries directly, no ripples at all



CMU ECE347 - Spring 2001





Beyond Basic Lookahead: Recursive Lookahead

- ► Another wonderful, elegant trick that gives a useful pattern

 - ▷ The question is: what are we recursing on? And, in hardware?
- ▶ Big trick: the lookahead equations for the carries do not care how big the individual adders were that gave us the g, p signals


 - ➤ You can do the same think for N-bit adders. In our case, 4-bit adders
 - Now, the g, p signals are commonly written G, P, called "group" generate, propagate
 - ➤ Your book calls them "super" generate and propagate

CMU ECE347 - Spring 2001

Lec.05 - 29

Recursive, Group Lookahead


▶ We derived this lookahead structure



CMU ECE347 - Spring 2001


Recursive Group Lookahead


▶ Lets redraw it to separate out the p's, g's, and the carry logic




Recursive Group Lookahead

► Big idea: as long as the p's, g's are correct, same lookahead unit will work for wider adders at the bottom








What's Missing Here?


- ▶ We need to know how to generate the group-level signals P, G



Group Level Signals

CMU ECE347 - Spring 2001

- ► Actually, pattern still works fine. Consider group gen = G
 - ▷ Group generate G = when does the whole 4-bit block generate a carry without us needing to know value of CO?




CMU ECE347 - Spring 2001

Lec.05 - 36

Group Level Signals

- ► Consider group propagate P




CMU ECE347 - Spring 2001

Lec.05 - 37

Group Level Lookahead


► And, that's it. A *generic lookahead* carry logic unit that "looks across" 4 adders looks like this:



Group Lookahead

- ► Easiest to see how to do 2 levels of lookahead
- ► For example: 16bit adder
- ▶ Don't have to stop at 2 levels of lookahead
 - ➤ To get to 64 bit adder, take this fast 16-bit adder, and combine 4 of them with a lookahead unit exact same lookahead logic again !! to get to 4*16=64 bits
- ▶ Variants of these ideas are how wide, fast adders get built

CMU ECE347 - Spring 2001



New Problem: Design a "Fast" ALU for MIPS

▶ Requirements?

- ▷ Its not just adding (and subtracting)

► How?

- > Think about how to generalize from the single bit up to the whole ALU...

CMU ECE347 - Spring 2001


Lec.05 - 41

Lec.05 - 42

MIPS ALU Requirements

- ► Add, AddU, Sub, SubU, Addl, AddlU
 - > => 2's complement adder/subtractor with overflow detection
- ► And, Or, Andl, Orl, Xor, Xori, Nor
- ► SLTI, SLTIU (set less than)
 - > => 2's complement adder with inverter, check sign bit of result

CMU ECE347 - Spring 2001



Design Trick: Divide & Conquer

- ▶ Break the problem into simpler pieces, solve each, glue together
- **►** Example:
 - > Assume the immediates have been taken care of before the ALU
 - □ Doperations (4 bits)

00	add
01	addU
02	sub
03	subU
04	and
05	or
06	xor
07	nor
12	slt
13	sItU


CMU ECE347 - Spring 2001

Refined Requirements

► Functional Specification

▷ inputs: 2 x 32-bit operands A, B, 4-bit mode
 ▷ outputs: 32-bit result S, 1-bit carry, 1 bit overflow
 ▷ operations: add, addu, sub, subu, and, or, xor, nor, slt, sltU


▶ Block Diagram



CMU ECE347 - Spring 2001

Lec.05 - 45


Refined Diagram: Bit-slice ALU



CMU ECE347 - Spring 2001

Another Way to Think About It

- ▶ We want an N-bit ALU. Design 1-bit "slices" of this ALU.




CMU ECE347 - Spring 2001

Lec.05 - 47

One Bit of the Bit-Slice Design


▶ Design trick:


- > Take pieces you know (or can imagine) and try to put them together




CMU ECE347 - Spring 2001


Additional Operations A - B = A + (- B) Form two's complement by invert and add one S-select CarryIn A B Set-less-than? - left as an exercise CMU ECE347 - Spring 2001 Lec.05 - 49







But What About Performance?



- Critical Path of n-bit ripple adder way too slow...
- ► Perfect place to use the fast lookahead ideas
- ▶ Just adds some more "extra logic" around bits in the bitslice to do the recursive lookahead

CMU ECE347 - Spring 2001

Lec.05 - 53

Additional MIPS ALU Requirements


- ► Mult, MultU, Div, DivU
 - ▶ Need 32-bit multiply and divide, signed and unsigned
 - ⊳ Next lecture...
- ► SII, SrI, Sra
 - Need left shift, right shift, right shift arithmetic by 0 to 31 bits
- ► Nor
 - ▷ Logical NOR or use 2 steps: (A OR B) XOR 1111....1111

CMU ECE347 - Spring 2001

Combinational Shifters

- ▶ 2 types: issue is what bit value gets "shifted in" on the ends?
 - ▷ 0 is obvious first answer, but its not always 0 that gets shifted in...

arithmetic -- on right shifts, sign extend (ie, copy msb back in)



- ▶ Note:

 - A given instruction might request 0 to 32 bits to be shifted!


CMU ECE347 - Spring 2001

Lec.05 - 55


New Problem: Big, Fast Shifters

- ► Take an n-bit word, left or right shift k-bits, programmably. How?
 - ▷ Answer: a logarithmic shifter structure, done as layers of shifters
 - Each layer of the shifter structure can shift 2^M bits in one direction.

 - If your word is 2^N bits in all, you need N layers of shifters, hence the "log" idea



CMU ECE347 - Spring 2001



CMU ECE347 - Spring 2001

Lec.05 - 57

Details: Big, Fast Shifter From MUXes

A7 A6 A5 A4 A3 A2 A1 A0 S2 S1 S0

Basic MUX Building Block


Sel 1 0

D How many levels for a bigger shifter?

> 32 bit shifter? 64bit shifter?

Lec.05-58






Basic MUX Building Block

$$sel = \begin{bmatrix} A & B \\ 1 & 0 \end{bmatrix}$$

CMU ECE347 - Spring 2001

Lec.05 - 59

Combinational Shifter: Basic Operation



Basic MUX Building Block

$$\begin{array}{c}
A & B \\
1 & 0 \\
\hline
D
\end{array}$$

What comes in the MSBs?

- ▷ 0s here, shifted in from the left
- ▷ Could be 1s, could be the topmost msb if we wanted

CMU ECE347 - Spring 2001

Summary

► Adders

► ALUs

- > Always get built as regular bit-slices, repeating a basic unit bit design
- > Some extra stuff usually requires for lowest and highest bits, and for lookahead

▶ Shifters

- ▷ For a single, fixed shift distance, can just hardwire up the MUXes
- ▷ For arbitrary programmable shift distances: barrel shifter, with layers of MUXes

CMU ECE347 - Spring 2001